

# TLE4699

Low Drop Out Linear Voltage Regulator 5 V Fixed Output Voltage

# Data Sheet

Rev. 1.0, 2010-11-30

# Automotive Power



## **Table of Contents**

# **Table of Contents**

1	Overview	3
2	Block Diagram	4
<b>3</b> 3.1 3.2 3.3 3.4	Pin Configuration    Pin Assignment TLE4699GM (PG-DSO-14)    Pin Definitions and Functions TLE4699GM (PG-DSO-14)    Pin Assignment TLE4699E    Pin Definitions and Functions TLE4699E (PG-SSOP-14 EP)	5 5 7
<b>4</b> 4.1 4.2 4.3	General Product Characteristics	9 10
<b>5</b> 5.1 5.2 5.3	Voltage Regulator	12 13
<b>6</b> 6.1 6.2	Current Consumption  Electrical Characteristics Current Consumption    Typical Performance Characteristics Current Consumption  Electrical Characteristics Current Consumption	16
<b>7</b> 7.1 7.2 7.3	Enable Function	18 18
<b>8</b> 8.1 8.2 8.3	Reset Function  2    Description Reset Function  2    Electrical Characteristics Reset Function  2    Typical Performance Characteristics Reset Function  2	20 23
<b>9</b> 9.1 9.2 9.3	Early Warning Function	25 27
10	Package Outlines	28
11	Revision History	30



# Low Drop Out Linear Voltage Regulator 5 V Fixed Output Voltage

TLE4699



## 1 Overview

### Features

- Output Voltage 5 V  $\pm$  2%
- Current Capability 200 mA
- Ultra Low Current Consumption
- Very Low Drop Out Voltage
- Enable Function: Below 1µA Current Consumption in off mode
- Reset Circuit Sensing the Output Voltage with Programmable Switching Threshold and Delay Time
- Reset Output Active Low Down to  $V_{\Omega}$  = 1 V
- Integrated Early Warning Comparator
- Excellent Line Transient Robustness
- Maximum Input Voltage -42 V  $\leq V_1 \leq$  +45 V
- Reverse Polarity Protection
- Short Circuit Protected
- Overtemperature Shutdown
- Automotive Temperature Range -40 °C  $\leq T_i \leq$  150 °C
- Available in a small thermally enhanced PG-SSOP-14 EP package
- Green Product (RoHS Compliant)
- AEC Qualified

## Description

The TLE4699 is a monolithic integrated low drop out fixed output voltage

regulator for loads up to 200 mA. An input voltage of up to 45 V is regulated to an output voltage of 5 V. The integrated reset as well as several protection circuits, combined with a wide operating temperature range offered by the TLE4699 make it suitable for supplying microprocessor systems in automotive environments.

The early warning function supervises the voltage at pin SI. Modifying the reset threshold is possible by an optional resistor divider.

The TLE4699 is available in a PG-DSO-14 package which makes it pin-compatible to the TLE4299 as well as in a small thermally enhanced PG-SSOP-14 EP exposed pad package.

Туре	Package	Marking		
TLE4699GM	PG-DSO-14	TLE4699		
TLE4699E	PG-SSOP-14 EP	TLE4699		





PG-SSOP-14 EP



**Block Diagram** 

# 2 Block Diagram





Figure 1 Block Diagram TLE4699



## **3** Pin Configuration

## 3.1 Pin Assignment TLE4699GM (PG-DSO-14)



## Figure 2 Pin Configuration PG-DSO-14 Package (top view)

## 3.2 Pin Definitions and Functions TLE4699GM (PG-DSO-14)

Pin	Symbol	Function
1	RADJ	Reset Threshold Adjust Connect an external voltage divider to adjust reset threshold;
		Connect to GND for using internal threshold.
2	D	Reset Delay
		Connect a ceramic capacitor from D (Pin 2) to GND for reset delay time adjustment;
		Leave open, if the reset function is not needed.
3, 4, 5	GND	Ground
		Connect all pins to heat sink area.
6	EN	Enable
		High signal enables the regulator;
		Low signal disables the regulator;
		Connect to I if the enable function is not needed
7	RO	Reset Output
		Open collector output with an internal pull-up resistor to the output Q;
		An additional external pull-up resistor to the output Q is optional;
		Leave open if the reset function is not needed.
8	SO	Sense Output
		Open collector output with an internal pull-up resistor to the output Q;
		An additional external pull-up resistor to the output Q is optional;
		Leave open if the sense function is not needed.
9	Q	5 V Regulator Output
		Connect a capacitor between Q (Pin 9) and GND close to the IC pins, respecting the
		values given for its capacitance $C_Q$ and ESR in the table Chapter 4.2 Functional Range.
10, 11, 12	GND	Ground
		Connect all pins to heat sink area.



Pin	Symbol	Function
13	I	Regulator Input and IC Supply
		for compensating line influences, a capacitor to GND close to the IC pin is recommended.
14	SI	Sense Input
		Connect the voltage rail to be monitored;
		Connect to Q if the sense comparator is not needed.



## 3.3 Pin Assignment TLE4699E




Figure 3 Pin Configuration PG-SSOP-14 EP Package (top view)

## 3.4 Pin Definitions and Functions TLE4699E (PG-SSOP-14 EP)

Pin	Symbol	Function
1	RADJ	Reset Threshold AdjustConnect an external voltage divider to adjust reset threshold;Connect to GND for using internal threshold.
3	D	<b>Reset Delay</b> Connect a ceramic capacitor from D (Pin 3) to GND for reset delay time adjustment; Leave open, if the reset function is not needed.
4	GND	Ground Connect to heat sink area.
5	EN	<b>Enable</b> High signal enables the regulator; Low signal disables the regulator; Connect to I if the enable function is not needed
7	RO	<b>Reset Output</b> Open collector output with an internal pull-up resistor to the output Q; An additional external pull-up resistor to the output Q is optional; Leave open if the reset function is not needed.
8	SO	Sense Output Open collector output with an internal pull-up resistor to the output Q; An additional external pull-up resistor to the output Q is optional; Leave open if the sense function is not needed.
11	Q	<b>5 V Regulator Output</b> Connect a capacitor between Q (Pin 11) and GND close to the IC pins, respecting the values given for its capacitance $C_{Q}$ and ESR in the table <b>Chapter 4.2 Functional Range</b> .
13	I	Regulator Input and IC Supply For compensating line influences, a capacitor to GND close to the IC pin is recommended.
14	SI	Sense Input Connect the voltage rail to be monitored; Connect to Q if the sense comparator is not needed.



Pin	Symbol	Function
2, 6, 9,	n.c.	Not connected
10, 12		Internally not connected; Connection to PCB GND recommended.
PAD		Exposed Pad
		Attach the exposed pad on package bottom to the heatsink area on circuit board; Connect to GND



## 4 General Product Characteristics

## 4.1 Absolute Maximum Ratings

### Absolute Maximum Ratings <sup>1)</sup>

 $T_j$  = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values		Unit	Conditions	
			Min.	Max.			
Voltage I	Rating	•					
4.1.1	Regulator Input and IC Supply I	V <sub>1</sub>	-42	45	V	-	
4.1.2	Enable Input EN	$V_{\sf EN}$	-42	45	V	-	
4.1.3	Sense Input SI	V <sub>SI</sub>	-42	45	V	-	
4.1.4	Regulator Output Q	VQ	-1	7	V	-	
4.1.5	Sense Output SO	$V_{\sf WI}$	-0.3	7	V	-	
4.1.6	Reset Output RO	V <sub>RO</sub>	-0.3	7	V	-	
4.1.7	Reset Delay D	VD	-0.3	7	V	-	
4.1.8	Reset Switching Threshold Adjust RADJ	V <sub>RADJ</sub>	-0.3	7	V	-	
Tempera	tures		<b>I</b>				
4.1.9	Junction Temperature	Tj	-40	150	°C	-	
4.1.10	Storage Temperature	T <sub>stg</sub>	-55	150	°C	-	
ESD Sus	ceptibility						
4.1.11	ESD Resistivity	$V_{ESD}$	-4	4	kV	HBM <sup>2)</sup>	
4.1.12	ESD Resistivity	$V_{ESD}$	-1500	1500	V	CDM <sup>3)</sup>	
	biact to production tost, specified b			1			

1) Not subject to production test, specified by design.

2) ESD susceptibility, Human Body Model "HBM" according to AEC-Q100-002-JESD 22-A114.

3) ESD susceptibility, Charged Device Model "CDM" according to ESDA STM5.3.1.

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



### **General Product Characteristics**

## 4.2 Functional Range

Pos.	Parameter	Symbol Limit Values		Values	Unit	Conditions	
			Min.	Max.			
4.2.1	Input Voltage Range for Normal Operation	V <sub>I(nor)</sub>	$V_{\rm Q}$ + $V_{\rm dr}$	45	V	1)	
4.2.2	Extended Input Voltage Range	V <sub>I(ext)</sub>	3.3	45	V	2)	
4.2.3	Input Voltage Transient Immunity	$dV_{l}/dt$	-10	20	V/µs	$dV_1 \le 10 \text{ V}; V_1 > 9 \text{ V};$ No trigger of RO. <sup>3)</sup>	
4.2.4	Junction Temperature	Tj	-40	150	°C	-	
4.2.5	Output Capacitor	C <sub>Q</sub>	10	-	μF	_4)	
4.2.6	Requirements	ESR <sub>CQ</sub>	-	3	Ω	_5)	

1) For specification of the input voltage  $V_{\rm Q}$  and the drop out voltage  $V_{\rm dr}$  see Chapter 5 Voltage Regulator.

 The output voltage VQ will follow the input voltage, but is outside the specified range. For details see Chapter 5 Voltage Regulator.

3) Transient measured directly at the input pin. Not subject to production test, specified by design.

4) Not subject of production test, specified by design.

The minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%

5) Relevant ESR value at f = 10 kHz

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.



#### **General Product Characteristics**

## 4.3 Thermal Resistance

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions	
			Min.	Тур.	Max.			
TLE46	99GM Package PG-DSO-14	4	I			P		
4.3.1	Junction to Soldering Point <sup>1)</sup>	R <sub>thJSP</sub>	-	27	-	K/W	Pins 3-5 and 10-12 fixed to $T_A$	
4.3.2	Junction to Ambient	R <sub>thJA</sub>	-	112	-	K/W	Footprint only <sup>2)</sup>	
4.3.3			-	73	-	K/W	300 mm <sup>2</sup> PCB heat sink area <sup>2)</sup>	
4.3.4	-			-	65	-	K/W	600 mm <sup>2</sup> PCB heat sink area <sup>2)</sup>
4.3.5	_		-	63	-	K/W	2s2p PCB 3)	
TLE46	99E Package PG-SSOP-14 EP		k	I		I		
4.3.6	Junction to Soldering Point <sup>1)</sup>	$R_{\mathrm{thJSP}}$	-	10	-	K/W	-	
4.3.7	Junction to Ambient <sup>1)</sup>	R <sub>thJA</sub>	-	140	-	K/W	Footprint only <sup>2)</sup>	
4.3.8	-		-	63	-	K/W	300 mm <sup>2</sup> PCB heat sink area <sup>2)</sup>	
4.3.9	_		-	53	-	K/W	600 mm <sup>2</sup> PCB heat sink area <sup>2)</sup>	
4.3.10				47		K/W	2s2p PCB <sup>3)</sup>	

1) Not subject to production test, specified by design

2) Specified  $R_{\text{thJA}}$  value is according to JEDEC JESD 51-3 at natural convection on FR4 1s0p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm<sup>3</sup> board with 1 copper layer (1 x 70µm Cu).

 Specified R<sub>thJA</sub> value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.



## 5.1 Description Voltage Regulator

The output voltage  $V_{\rm Q}$  is controlled by comparing a portion of it to an internal reference and driving a PNP pass transistor accordingly. Saturation control as a function of the load current prevents any oversaturation of the pass element. The control loop stability depends on the output capacitor  $C_{\rm Q}$ , the load current, the chip temperature and the poles/zeros introduced by the integrated circuit. To ensure stable operation, the output capacitor's capacitance and its equivalent series resistor ESR requirements given in the table ""Functional Range" on Page 10 have to be maintained. For details see also the typical performance graph "Output Capacitor Series Resistor  $ESR_{\rm CQ}$  vs. Output Current  $I_{\rm Q}$ ". Also, the output capacitor shall be sized to buffer load transients.

An input capacitor  $C_1$  is not needed for the control loop stability, but recommended to buffer line influences. Connect the capacitors close to the IC terminals.

Protection circuitry prevent the IC as well as the application from destruction in case of catastrophic events. These safeguards contain output current limitation, reverse polarity protection as well as thermal shutdown in case of overtemperature.

In order to avoid excessive power dissipation that could never be handled by the pass element and the package, the maximum output current is decreased at input voltages above  $V_1$  = 22 V.

The thermal shutdown circuit prevents the IC from immediate destruction under fault conditions (e.g. output continuously short-circuited) by switching off the power stage. After the chip has cooled down, the regulator restarts. This leads to an oscillatory behavior of the output voltage until the fault is removed. However, a junction temperature above 150 °C is outside the maximum rating and therefore reduces the IC lifetime.

The TLE4699 allows a negative supply voltage. However, several small currents are flowing into the IC increasing its junction temperature. This has to be considered for the thermal design, respecting that the thermal protection circuit is not operating during reverse polarity condition.




Figure 4 Block Diagram Voltage Regulator Circuit




Figure 5 Output Voltage vs. Input Voltage



## 5.2 Electrical Characteristics Voltage Regulator

#### **Electrical Characteristics: Voltage Regulator**

 $V_{\rm I}$  = 13.5 V,  $T_{\rm j}$  = -40 °C to +150 °C,

all voltages with respect to ground, direction of currents as shown in Figure 4 (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.	_	
5.2.1	Output Voltage	V <sub>Q</sub>	4.9	5.0	5.1	V	0 mA $\leq I_Q \leq$ 200 mA; 8 V $\leq V_1 \leq$ 18 V
5.2.2	-						0 mA $\leq I_Q \leq$ 150 mA; 6 V $\leq V_I \leq$ 18 V
5.2.3							0 mA $\leq I_Q \leq$ 100 mA; 18V $\leq V_I \leq$ 32 V $T_j \leq$ 105 °C <sup>1) 2)</sup>
5.2.4	-						0 mA $\leq I_Q \leq$ 10 mA; 32 V $\leq V_I \leq$ 45 V $T_i \leq$ 105 °C <sup>1) 2)</sup>
5.2.5	-						0.3 mA $\leq I_Q \leq$ 100 mA; 18 V $\leq V_I \leq$ 32 V <sup>1)</sup>
5.2.6	-						0.3 mA $\leq I_{\rm Q} \leq$ 10 mA; 32 V $\leq V_{\rm I} \leq$ 45 V <sup>1)</sup>
5.2.7	Load Regulation steady-state	$ \mathrm{d}V_{\mathrm{Q,load}} $	-	5	30	mV	$I_{\rm Q}$ = 1 mA to 150 mA; $V_{\rm I}$ = 6 V
5.2.8	Line Regulation steady-state	$ dV_{Q,line} $	-	2	20	mV	$V_1 = 6 \text{ V to } 32 \text{ V};$ $I_Q = 5 \text{ mA}$
5.2.9	Power Supply Ripple Rejection	PSRR	60	65	-	dB	$f_{\text{ripple}}$ = 100 Hz; $V_{\text{ripple}}$ = 1 Vpp <sup>2</sup>
5.2.10	Drop out Voltage	$V_{dr}$	-	90	200	mV	$I_{\rm Q}$ = 50 mA <sup>3)</sup>
5.2.11	$V_{\rm dr} = V_{\rm I} - V_{\rm Q}$		-	160	350	mV	$I_{\rm Q}$ = 150 mA <sup>3)</sup>
5.2.12	Output Current Limitation	$I_{\rm Q,max}$	201	350	500	mA	$0 \text{ V} \le V_{\text{Q}} \le 4.8 \text{ V}$
5.2.13	Reverse Current	IQ	-1.5	-0.7	-	mA	$V_{\rm I}$ = 0 V; $V_{\rm Q}$ = 5 V
5.2.14	Reverse Current	I	-2	-1	-	mA	$V_{\rm I}$ = -16 V; $V_{\rm Q}$ = 0 V
5.2.15	at Negative Input Voltage		-5	-3,5	-	mA	$V_{\rm I}$ = -42 V; $V_{\rm Q}$ = 0 V
5.2.16	Overtemperature Shutdown Threshold	$T_{\rm j,sd}$	151	-	200	°C	$T_{\rm j}$ increasing <sup>2)</sup>
5.2.17	Overtemperature Shutdown Threshold Hysteresis	$T_{\rm j,hy}$	-	20	-	K	$T_{\rm j}$ decreasing <sup>2)</sup>


1) See typical performance graph for details.

2) Parameter not subject to production test; specified by design.


3) Measured when the output voltage  $V_{\rm Q}$  has dropped 100 mV from its nominal value.




## 5.3 Typical Performance Characteristics Voltage Regulator



Output Capacitor Series Resistor  $ESR_{CQ}$  vs. Output Current  $I_{Q}$ 




# Output Current Limitation $I_{\rm Q,max}$ vs. Input Voltage $V_{\rm I}$





Data Sheet






Reverse Output Current  $I_Q$  vs. Output Voltage  $V_Q$ 





Reverse Current  $I_1$  vs. Input Voltage  $V_1$ 





# 6 Current Consumption

## 6.1 Electrical Characteristics Current Consumption

## **Electrical Characteristics: Current Consumption**

 $V_1$  = 13.5 V,  $T_j$  = -40 °C to +150 °C, all voltages with respect to ground, direction of currents as shown in **Figure 6 "Parameter Definition" on Page 18** (unless otherwise specified)


Pos.	Parameter	Symbol	I	Limit Val	ues	Unit	Conditions	
			Min.	Тур.	Max.			
6.1.1	Current Consumption $I_q = I_1 - I_Q$	I <sub>q,on</sub>	-	65	100	μA	$I_{\rm Q} \le$ 200 $\mu$ A; $T_{\rm j} \le$ 25 °C Enable on	
6.1.2			-	80	105	μA	$I_{\rm Q} \le$ 200 $\mu$ A; $T_{\rm j} \le$ 85 °C Enable on	
6.1.3			-	1.0	2.0	mA	I <sub>Q</sub> = 50 mA Enable on	
6.1.4			-	5	10	mA	$I_{Q}$ = 150 mA Enable on	
6.1.5	Current Consumption $I_{q,off} = I_{l}$	I <sub>q,off</sub>	-	-	1	μA	$T_{\rm j} \leq$ 25 °C $V_{\rm EN}$ = 0V	
6.1.6			-	-	2	μA	$T_{\rm j} \leq$ 85 °C $V_{\rm EN}$ = 0V	




#### **Current Consumption**


## 6.2 Typical Performance Characteristics Current Consumption

Current Consumption  $I_q$  vs. Junction Temperature  $T_i$ 




Current Consumption  $I_q$  vs. Output Current  $I_Q$ 





Current Consumption  $I_q$  vs. Input Voltage  $V_1$ 





## 7 Enable Function

## 7.1 Description Enable Function


The TLE4699 can be turned on or turned off via the EN Input. With voltage levels higher than  $V_{\text{EN,high}}$  applied to the EN Input the device will be completely turned on. A voltage level lower than  $V_{\text{EN,low}}$  sets the device to low quiescent current mode. In this condition the device is turned off and is not functional. The Enable Input has an build in hysteresis to avoid toggling between ON/OFF state, if signals with slow slope are applied to the input.

## 7.2 Electrical Characteristics Enable Function

## **Electrical Characteristics: Enable Function**

 $V_1$  = 13.5 V,  $T_j$  = -40 °C to +150 °C, all voltages with respect to ground, direction of currents as shown in **Figure 6** (unless otherwise specified)


Pos.	Parameter	Symbol	I	Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
7.2.1	Enable Low Signal Valid	$V_{\rm EN,low}$	-	-	0.8	V	-
7.2.2	Enable High Signal Valid	$V_{\rm EN,high}$	2.4	-	-	V	$V_{\rm Q}$ > $V_{\rm Q.min}$
7.2.3	Enable Threshold Hysteresis	V <sub>EN,hyst</sub>	50	-	-	mV	-
7.2.4	Enable Input current	I <sub>EN</sub>	-	1	2	μA	V <sub>EN</sub> = 5 V
7.2.5	Enable internal pull-down resistor	R <sub>EN</sub>	3.2	4.7	6.2	MΩ	-








#### **Enable Function**



#### **Typical Performance Characteristics Enable Input** 7.3





#### **Reset Function**

## 8 Reset Function

## 8.1 Description Reset Function

The reset function contains several features:

### Output Undervoltage Reset:

An output undervoltage condition is indicated by setting the reset output "RO" to "low". This signal might be used to reset a microcontroller during a low supply voltage condition.

### Power-On Reset Delay Time

The power-on reset delay time  $t_{d,PWR-ON}$  allows a microcontroller and oscillator to start up. This delay time is the time period from exceeding the upper reset switching threshold  $V_{RT,hi}$  until the reset is released by switching the reset output "RO" from "low" to "high". The power-on reset delay time  $t_{d,PWR-ON}$  is defined by an external delay capacitor  $C_D$  connected to pin "D", which is charged up by the delay capacitor charge current  $I_{D,ch}$  starting from  $V_D = 0 \text{ V}$ .

In case a power-on reset delay time  $t_{d,PWR-ON}$  different from the value for  $C_D = 100$  nF is required, the delay capacitor's value can be derived from the specified value given in **Item 8.2.15**:

$$C_{\rm D} = \frac{t_{\rm d,PWR-ON}}{t_{\rm d,PWR-ON,100nF}} \times 100nF$$

with

- *t*<sub>d.PWR-ON</sub>: Desired power-on reset delay time
- t<sub>d,PWR-ON,100nF</sub>: Power-on reset delay time specified in Item 8.2.15
- $C_{\rm D}$ : Delay capacitor required

The formula is valid for  $C_{\rm D} \ge 10$  nF.For a precise calculation consider also the delay capacitor's tolerance.

## Undervoltage Reset Delay Time

Unlike the power-on reset delay time, the undervoltage reset delay  $t_d$  time considers a short output undervoltage event, where the delay capacitor  $C_D$  is assumed to be discharged to  $V_D = V_{DST,lo}$  only before the charging sequence starts. Therefore, the undervoltage reset delay time  $t_d$  is defined by the delay capacitor charge current  $I_{D,ch}$  starting from  $V_D = V_{DST,lo}$  and the external delay capacitor  $C_D$ .

A delay capacitor  $C_{\rm D}$  for a different undervoltage reset delay time as specified in **Item 8.2.14** can be calculated similar as above:

$$C_{\rm D} = \frac{t_{\rm d}}{t_{\rm d,100nF}} \times 100 \rm{nF}$$

with

- t<sub>d</sub>: Desired reset delay time
- t<sub>d,100nF</sub>: Reset delay time specified in Item 8.2.14
- $C_{\rm D}$ : Delay capacitor required

The formula is valid for  $C_{\rm D} \ge 10$  nF.For a precise calculation consider also the delay capacitor's tolerance.



#### **Reset Function**

### **Reset Reaction Time**

In case the output voltage of the regulator drops below the output undervoltage lower reset threshold  $V_{\rm RT,lo}$ , the delay capacitor  $C_{\rm D}$  is discharged rapidly. Once the delay capacitor's voltage has reached the lower delay switching threshold  $V_{\rm DST,lo}$ , the reset output RO will be set to "low".

Additionally to the delay capacitor discharge time  $t_{rr,d}$  an internal time  $t_{rr,int}$  applies. Hence the total reset reaction time  $t_{rr,total}$  becomes:

 $t_{rr,total} = t_{rr,int} + t_{rr,d}$ 

with

- *t*<sub>rr,total</sub>: total reset reaction time
- *t*<sub>rr.int</sub>: Internal reset reaction time; see Item 8.2.16
- *t*<sub>rr,d</sub>: Delay capacitor discharge time. For a capacitor *C*<sub>D</sub> different from the value specified in **Item 8.2.17**, see typical performance graphs.

### Reset Output "RO"

The reset output "RO" is an open collector output with an integrated pull-up resistor. In case a lower-ohmic "RO" signal is desired, an external pull-up resistor to the output "Q" can be connected. Since the maximum "RO" sink current is limited, the optional external resistor  $R_{\text{RO,ext}}$  must not below as specified in Item 8.2.8.

### Reset Output "RO" Low for $V_{Q} \ge 1 \text{ V}$

In case of an undervoltage reset condition reset output "RO" is held "low" for  $V_Q \ge 1$  V, even if the input voltage  $V_1$  is 0 V. This is achieved by supplying the reset circuit from the output capacitor.

#### **Reset Adjust Function**

The undervoltage reset switching threshold can be adjusted according to the application's needs by connecting an external voltage divider ( $R_{ADJ1}$ ,  $R_{ADJ2}$ ) at pin "RADJ". For selecting the default threshold connect pin "RADJ" to GND. The reset adjustment range is given in **Item 8.2.6**.

When dimensioning the voltage divider, take into consideration that there will be an additional current constantly flowing through the resistors.

With a voltage divider connected, the reset switching threshold  $V_{\rm RT,new}$  is calculated as follows

$$V_{\text{RT,new}} = V_{\text{RADJ,th}} \times \frac{R_{\text{ADJ,1}} + R_{\text{ADJ,2}}}{R_{\text{ADJ,2}}}$$

with

- *V*<sub>RT.new</sub>: Desired reset switching threshold.
- $R_{ADJ,1}$ ,  $R_{ADJ,2}$ : Resistors of the external voltage divider, see Figure 7.
- *V*<sub>RADJ,th</sub>: Reset adjust switching threshold given in Item 8.2.5.



## TLE4699

### **Reset Function**




Figure 7 Block Diagram Reset Circuit




Figure 8 Timing Diagram Reset



#### **Reset Function**

## 8.2 Electrical Characteristics Reset Function

## **Electrical Characteristics: Reset Function**

 $V_{\rm I}$  = 13.5 V,  $T_{\rm j}$  = -40 °C to +150 °C,

all voltages with respect to ground, direction of currents as shown in Figure 7 (unless otherwise specified).

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions	
			Min.	Тур.	Max.			
Output	Undervoltage Reset Compar	ator Default	Values (F	in RAD	J = GN	D)		
8.2.1	Output Undervoltage Reset Lower Switching Threshold	V <sub>RT,lo</sub>	4.6	4.7	4.8	V	$V_1 = 0 V$ $V_Q$ decreasing RADJ = GND	
8.2.2	Output Undervoltage Reset Upper Switching Threshold	V <sub>RT,hi</sub>	4.7	4.8	4.9	V	$V_{\rm I}$ within operating range $V_{\rm Q}$ increasing RADJ = GND	
8.2.3	Output Undervoltage Reset Switching Hysteresis	$V_{\rm RT,hy}$	60	120	-	mV	$V_1$ within operating rang RADJ = GND.	
8.2.4	Output Undervoltage Reset Headroom	V <sub>RH</sub>	250	300	-	mV	Calculated Value: $V_{Q} - V_{RT,lo}$ $V_{I}$ within operating range $I_{Q} = 50 \text{ mA}$ RADJ = GND	
Reset	Threshold Adjustment							
8.2.5	Reset Adjust Lower Switching Threshold	$V_{RADJ,th}$	1.17	1.195	1.22	V	$V_1 = 0 V$ 3.2 V $\leq V_Q < 5 V$	
8.2.6	Reset Adjustment Range 1)	$V_{\rm RT,range}$	3.20	-	4.70	V	-	
Reset (	Output RO		I		1			
8.2.7	Reset Output Low Voltage	$V_{\rm RO,low}$	-	0.2	0.4	V	$V_{\rm I}$ = 0 V; 1 V $\leq V_{\rm Q} \leq V_{\rm RT,low}$ $R_{\rm RO,ext}$ = 3.3 k $\Omega$	
8.2.8	Reset Output External Pull-up Resistor to Q	R <sub>RO,ext</sub>	3	_	-	kΩ	$V_{\rm I}$ = 0 V; 1 V $\leq V_{\rm Q} \leq V_{\rm RT,low}$ $V_{\rm RO}$ = 0.4 V	
8.2.9	Reset Output Internal Pull-up Resistor	R <sub>RO</sub>	20	30	40	kΩ	internally connected to Q	
Reset I	Delay Timing	-	!	<u>+</u>		-		
8.2.10	Upper Delay Switching Threshold	$V_{\rm DST,hi}$	-	1.21	-	V	-	
8.2.11	Lower Delay Switching Threshold	$V_{\rm DST,lo}$	-	0.30	-	V	-	
8.2.12	Delay Capacitor Charge Current	$I_{D,ch}$	-	3.5	-	μA	$V_{\rm D}$ = 1 V	
8.2.13	Delay Capacitor Reset Discharge Current	$I_{\rm DR,dsch}$	-	80	-	mA	$V_{\rm D}$ = 1 V	
8.2.14	Undervoltage Reset Delay Time	t <sub>d,100n</sub> F	16	23	30	ms	Calculated value; $C_{\rm D}$ = 100 nF <sup>2</sup> ); $C_{\rm D}$ discharged to $V_{\rm DST,lo}$	



#### **Reset Function**

### Electrical Characteristics: Reset Function (cont'd)

 $V_{\rm I}$  = 13.5 V,  $T_{\rm i}$  = -40 °C to +150 °C,

all voltages with respect to ground, direction of currents as shown in Figure 7 (unless otherwise specified).

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
8.2.15	Power-on Reset Delay Time	t <sub>d,PWR-ON,100nF</sub>	20	31	40	ms	Calculated value; $C_{\rm D}$ = 100 nF <sup>2)</sup> ; $C_{\rm D}$ discharged to 0 V
8.2.16	Internal Reset Reaction Time	t <sub>rr,int</sub>	-	9	15	μS	C <sub>D</sub> = 0 nF
8.2.17	Delay Capacitor Discharge Time	t <sub>rr,d,100n</sub> F	-	1.5	3	μS	$C_{\rm D}$ = 100 nF <sup>2)</sup>
8.2.18	Total Reset Reaction Time	<i>t</i> rr,total,100nF	-	10.5	18	μS	Calculated Value: $t_{\rm rr,d,100nF} + t_{\rm rr,int};$ $C_{\rm D}$ = 100 nF <sup>2)</sup>


1) Related Parameters ( $V_{\text{RT,hi}}$ ,  $V_{\text{RT,hy}}$ ) are scaled linear when the Reset Switching Threshold is modified.

2) For programming a different delay and reset reaction time, see Chapter 8.1.


## 8.3 Typical Performance Characteristics Reset Function

## Undervoltage Reset Switching Thresholds

 $V_{\rm RT,lo}, V_{\rm RT,hi}$  vs.  $T_{\rm j}$ 



Reset Delay Time  $t_{\rm d}$ ,  $t_{\rm d,PWR-ON}$  vs. Delay Capacitor  $C_{\rm D}$ 






### **Early Warning Function**

## 9 Early Warning Function

## 9.1 Description Early Warning Function

The additional sense comparator provides an early warning function: Any voltage (e.g. the input voltage) can be monitored, an undervoltage condition is indicated by setting the comparator's output to low. The use of an external voltage divider makes this comparator very flexible in the application.








Figure 10 Timing Diagram



### **Early Warning Function**

### Early Warning Resistor Divider Adjust

The switching threshold can be set to the application's needs by connecting an external voltage divider ( $R_{SI,1}$ ,  $R_{SI,2}$ ) at pin "SI". If the Early Warning function is not needed, it is recommend to connect the SI pin to the output voltage pin Q.

When dimensioning the voltage divider, take into consideration that there will be an additional current constantly flowing through the resistors.

With a voltage divider connected, the upper switching threshold for the monitored voltage  $V_{\text{MON,high}}$  is calculated as follows

$$V_{\text{MON,high}} = V_{\text{SI,high}} \times \frac{R_{\text{SI, 1}} + R_{\text{SI, 2}}}{R_{\text{SI, 2}}}$$

with

- $V_{\text{MON,high}}$ : Desired reset switching threshold.
- $R_{SI,1}$ ,  $\tilde{R}_{SI,2}$ : Resistors of the external voltage divider, see Figure 9.
- V<sub>Sl.hinh</sub>: Sense threshold high given in Item 9.2.1. The lower switching threshold for the monitored voltage

 $V_{\rm MON, low}$  is calculated as follows

$$V_{\text{MON,low}} = V_{\text{SI,low}} \times \frac{R_{\text{SI,1}} + R_{\text{SI,2}}}{R_{\text{SI,2}}}$$

with

- $V_{\text{mon,high}}$ : Desired reset switching threshold.
- $R_{SI,1}, R_{SI,2}$ : Resistors of the external voltage divider, see Figure 9.
- V<sub>SI,high</sub>: Reset adjust switching threshold given in Item 9.2.2.

## Sense Output "SO"

The sense output "SO" is an open collector output with an integrated pull-up resistor. In case a lower-ohmic "SO" signal is desired, an external pull-up resistor to the output "Q" can be connected.



### **Early Warning Function**

## 9.2 Electrical Characteristics Early Warning Function


## **Electrical Characteristics: Early Warning Function**

 $V_1$  = 13.5 V,  $T_j$  = -40 °C to +150 °C, all voltages with respect to ground, direction of currents as shown in **Figure 9** (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Valu	Unit	Conditions		
			Min.	Тур.	Max.			
Sense	Comparator Input							
9.2.1	Sense threshold high	$V_{\rm SI,high}$	1.22	1.25	1.28	V	-	
9.2.2	Sense threshold low	V <sub>SI,low</sub>	1.16	1.185	1.21	V	_	
9.2.3	Sense input switching hysteresis		-	65	-	mV	-	
9.2.4	Sense input current	I <sub>SI</sub>	-1	0.1	1	μA	-	
Sense	Comparator Output		<b>I</b>					
9.2.5	Sense output low voltage	$V_{\rm SO,low}$	-	0.2	0.4	V	-	
9.2.6	Maximum sink current capability	$I_{\rm SO,max}$	1.5	-	-	mA	-	
9.2.7	Internal sense pull up resistor	R <sub>SO</sub>	10	20	40	kΩ	-	
9.2.8	Sense high reaction time $t_{PD,s}$		-	5	10	μs	-	
9.2.9	Sense low reaction time	t <sub>PD,SO,LH</sub>	_	5	10	μs	_	

## 9.3 Typical Performance Characteristics Early Warning Function

## Sense threshold $V_{\rm SI}$ vs. $T_{\rm j}$



27



**Package Outlines** 

## 10 Package Outlines




Figure 11 Outline PG-DSO-14


## **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



## TLE4699

#### **Package Outlines**



# Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on packages, please visit our website: http://www.infineon.com/packages.

Dimensions in mm



## **Revision History**

# 11 Revision History

Revision	Date	Changes
1.0	2010-11-30	Data sheet

Edition 2010-11-30

Published by Infineon Technologies AG 81726 Munich, Germany © 2010 Infineon Technologies AG All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in guestion, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.