


Dual Low Drop Voltage Regulator

TLE 4473 GV55

Features

- Stand-by output 190 mA; 5 V ± 2%
- Main output: 300 mA, 5 V tracked to the stand-by output
- Low quiescent current consumption
- Disable function separately for both outputs
- Wide operation range: up to 42 V
- Very low dropout voltage
- 2 independent reset circuits
- Watchdog
- Output protected against short circuit
- Wide temperature range: -40 °C to 150 °C
- Overtemperature protection
- Overload protection



Functional Description

The TLE 4473 is a monolithic integrated voltage regulator with two very low drop outputs, a main output Q1 for loads up to 300 mA and a stand by output Q2 providing a maximum of 190 mA. The stand-by regulator transforms an input voltage $V_{\rm l}$ in the range of 5.6 V \leq $V_{\rm l} \leq$ 42 V to $V_{\rm Q2} = 5.0$ V (\pm 2%) output voltage. The main output is tracked to the stand by output voltage and provides also 5 V. Versions of the device with 5 V/3.3 V and 5 V/2.6 V are available, please refer to the data sheet TLE 4473 G V53/TLE 4473 G V52. Two Inhibit Pins allow to use either both output voltages or to disable only Q1 or to switch off both outputs, the latter causing the current consumption to drop below 1 μ A. The TLE 4473 is designed to supply microprocessor systems and sensors under the severe conditions of automotive applications and is therefore equipped with additional protection functions against overload, short circuit and overtemperature. The device operates in the wide junction temperature range of -40 °C to 150 °C.

Туре	Ordering Code	Package
TLE 4473 GV55	Q67007-A9647	P-DSO-12-6



The device features a reset with adjustable power on delay for each of the outputs. In addition the output for the microcontroller supply comes up with a watchdog in order to supervise a connected microcontroller

Reset and Watchdog Behavior

The reset output RO2 is in high-state if the voltage on the delay capacitor $C_{\rm D2}$ is greater or equal $V_{\rm DU2}$. The delay capacitor $C_{\rm D2}$ is charged with the current $I_{\rm DC2}$ for output voltages greater than the reset threshold $V_{\rm RT2}$. If the output voltage gets lower than $V_{\rm RT2}$ ('reset condition') a fast discharge of the delay capacitor $C_{\rm D2}$ sets in and as soon as $V_{\rm D2}$ gets lower than $V_{\rm DL2}$ the reset output RO2 is set to low-level. The time for the delay capacitor charge is the reset delay time. For the power-on case the charging process of $C_{\rm D2}$ starts from 0 V, which leads to the equation:

$$t_{\rm D,\,on} = \frac{C_{\rm D2} \times V_{\rm DU2}}{I_{\rm DC2}} \tag{1}$$

for the power-on reset delay time.

When the voltage on the delay capacitor has reached $V_{\rm DU2}$ and reset was set to high, the watchdog circuit is enabled and discharges $C_{\rm D2}$ with the constant current $I_{\rm DD2}$.

If there is no rising edge observed at the watchdog input, $C_{\rm D2}$ will be discharge down to $V_{\rm DL2}$. Then reset output RO2 will be set to low and $C_{\rm D2}$ will be charged again with the current $I_{\rm DC2}$ until $V_{\rm D2}$ reaches $V_{\rm DU2}$ and reset will be set high again.

If the watchdog pulse (rising edge at watchdog input WI) occurs during the discharge period $C_{\rm D2}$ is charged again and the reset output stays high. After $V_{\rm D2}$ has reached $V_{\rm DU2}$, the periodical cycle starts again.

The watchdog timing is shown in **Figure 1**. The maximum duration between two watchdog pulses corresponds to the minimum watchdog trigger time $T_{\rm WI,tr}$. Higher capacitances on pin D2 result in longer watchdog trigger times:

$$T_{\text{WI,tr}}|_{\text{max}} = 0.34 \text{ ms/nF} \times C_{\text{D2}}$$
 (2)

If the output voltage Q1 decreases below $V_{\rm RT1}$ (typ. 4.65 V), the external capacitor $C_{\rm D1}$ is discharged by the reset generator of the main output. If the voltage on this capacitor drops below $V_{\rm DL1}$, a reset signal is generated on pin 2 (RO1). If the output voltage rises above the reset threshold, $C_{\rm D1}$ will be charged with the constant current $I_{\rm DC1}$. After the power-on-reset time the voltage on the capacitor reaches $V_{\rm DU1}$ and the reset output will be set high again. The value of the power-on-reset time can be set within a wide range depending of the capacitance of $C_{\rm D1}$ using the above given equation (1) analogous for Q1.






Figure 1 Watchdog Timing Schedule






Figure 2 Block Diagram (TLE 4473 GV55) with Typical External Components



Application Information

The output voltage is divided by a voltage divider and compared to an internal reference voltage. A regulation loop controls the Q2 output in order to achieve a stable output voltage at the Q2 pin. A second regulation loop controls the Q1 output. The reference voltage for the Q1 is the regulated Q2 potential (tracking regulator).

Figure 2 includes the components needed for a typical application. Maintaining the stability of the regulation loops requires a capacitor of 10 μ F both outputs. A maximum ESR of 5 Ω is permissible for the Q2 output, while the Q1 output requires a capacitor with a maximum ESR of 3 Ω . For both output blocking capacitors it is recommended to use tantalum types in order to stay in the permissible ESR range over the full operating temperature range.

At the input of the regulator a capacitor is necessary for compensating line influences. A minimum of 100 nF (ceramic capacitor) is recommended. In addition for compensation of long input lines of several meters an electrolytic input capacitor of 47 μ F ... 220 μ F should be placed at the input.




Figure 3 Pin Configuration (top view)



Table 1 Pin Definitions and Functions

Pin No.	Symbol	Function
1	WI	Watchdog input; input for watchdog pulses, positive edge triggered
2	RO1	Reset and watchdog output for Q1; open collector output
3	RO2	Reset output 2; open collector output
4	Q2	Stand-by regulator output voltage; block to GND with a capacitor $C_{\rm Q2} \ge$ 10 $\mu \rm F$, ESR < 5 Ω at 10 kHz
5	Q1	Main regulator output voltage ; output voltage tracked to Q2 voltage; block to GND with a capacitor $C_{\rm Q1} \ge$ 10 μF, ESR < 3 Ω at 10 kHz
6	N.C.	Not connected; connect to GND
7	I	Input voltage; block to ground directly at the IC with a ceramic capacitor
8	ĪNH1	Inhibit input 1; low level disables Q1, integrated pull-down resistor
9	ĪNH2	Inhibit input 2; low level at INH2 and INH1 disables Q2 and Q1, integrated pull-down resistor
10	D1	Reset Delay 1; connect to ground via a capacitor to set reset delay for Q1
11	D2	Reset Delay 2; connect to ground via a capacitor to set reset delay and watchdog timing for Q2
12	GND	Ground



Table 2 Absolute Maximum Ratings

-40 °C < $T_{\rm j}$ < 150 °C

Parameter	Symbol	Limi	t Values	Unit	Remarks	
		Min.	Max.			
Input I	-	1		•		
Voltage	V_{I}	-42	45	V	_	
Current	I_{I}	_	_	mA	Internally limited	
Stand-by Output Q2				•	•	
Voltage	V_{Q2}	-0.3	18	V	_	
Current	I_{Q2}	-	_	mA	Internally limited	
Main Output Q1	<u> </u>					
Voltage	V_{Q1}	-0.3	18	V	_	
Current	I_{Q1}	-	_	mA	Internally limited	
Inhibit Input INH1	<u> </u>					
Voltage	$V_{\overline{INH1}}$	-42	45	V	_	
Current	I _{INH1}	-2	2	mA	_	
Inhibit Input INH2	·					
Voltage	$V_{\overline{INH2}}$	-42	45	V	_	
Current	I _{INH2}	-2	2	mA	_	
Reset Output RO1	·					
Voltage	V_{RO1}	-0.3	18	٧	_	
Current	I_{RO1}	_	_	mA	Internally limited	
Reset Output RO2						
Voltage	V_{RO2}	-0.3	18	٧	_	
Current	I_{RO2}	_	_	mA	Internally limited	
Reset Delay D1	·					
Voltage	V_{D1}	-0.3	7	V	_	
Current	I_{D1}	-5	5	mA	_	
Reset Delay D2	<u>.</u>					
Voltage	V_{D}	-0.3	7	V	_	
Current	I_{D}	-5	5	mA	_	



 Table 2
 Absolute Maximum Ratings (cont'd)

 $-40 \, ^{\circ}\text{C} < T_{i} < 150 \, ^{\circ}\text{C}$

Parameter	Symbol	Limi	t Values	Unit	Remarks
		Min.	Max.		
Watchdog Input WI			.		1
Voltage	V_{RADJ}	-0.3	7	V	_
Current	I_{RADJ}	-5	5	mA	_
Temperatures				•	
Junction temperature	$T_{\rm j}$	-50	150	°C	_
Storage temperature	$T_{ m stg}$	-50	150	°C	_

Table 3 Operating Range

Parameter	Symbol	Limi	t Values	Unit	Remarks	
		Min.	Max.			
Input voltage	V_{l}	5.6	42	V	_	
Junction temperature	$T_{\rm j}$	-40	150	°C	_	
Thermal Resistances P-I	DSO-12-6			•	•	
Junction pin	$R_{ m thj ext{-pin}}$	_	4	K/W	_	
Junction ambient	R_{thj-a}	_	115	K/W	PCB Heat Sink Area 0 mm ^{2 1)}	
Junction ambient	$R_{ m thj-a}$	_	100	K/W	PCB Heat Sink Area 100 mm ² 1)	
Junction ambient	R_{thj-a}	_	60	K/W	PCB Heat Sink Area 300 mm ² 1)	
Junction ambient	$R_{ m thj-a}$	_	48	K/W	PCB Heat Sink Area 600 mm ² 1)	

¹⁾ Package mounted on PCB $80\times80\times1.5~\text{mm}^3\text{; }35\mu$ Cu; 5μ Sn; zero airflow.

Note: In the operating range the functions given in the circuit description are fulfilled. Integrated protection functions are designed to prevent IC destruction under fault conditions. Protection functions are not designed for continuous repetitive operation.



 Table 4
 Electrical Characteristics

 $V_{\rm I1}$ = 13.5 V; $V_{\rm INH1}$ = $V_{\rm INH2}$ = 5 V; -40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified

Parameter	Symbol	Li	mit Val	ues	Unit	Test Condition
		Min.	Тур.	Max.		
Stand-by Regulator		1	•	•	•	
Output Q2						
Output voltage	V_{Q2}	4.90	5.0	5.10	V	1 mA < $I_{\rm Q2}$ < 190 mA; 6 V < $V_{\rm I}$ < 28 V
Output current limitation	I_{Q2}	200	300	650	mA	$V_{\rm Q2}$ = 4.5 V
Output drop voltage; $V_{\text{DRQ1}} = V_{\text{I1}} - V_{\text{Q1}}$	V_{DRQ2}	_	200	600	mV	$I_{\rm Q2} = 100 \; \rm mA^{1)}$
Load regulation	$\Delta V_{Q2,Lo}$	_	15	50	mV	1 mA < I _{Q2} < 200 mA
Line regulation	$\Delta V_{ m Q2,Li}$	_	5	20	mV	$I_{\rm Q2}$ = 1 mA; 6 V < $V_{\rm I}$ < 28 V
Power Supply Ripple Rejection	PSRR	_	65	_	dB	$f_{\rm r}$ = 100 Hz; $V_{\rm r}$ = 1 Vpp
Current Consumption	on	1	•	1	•	
Quiescent current; stand-by	I_{q}	_	170	220	μΑ	I_{Q2} = 500 μ A; T_{j} = 25 °C; V_{INH1} < V_{INH1} OFF (Q1 off)
$I_{q} = I_{l} - I_{Q2}$		_	_	245	μΑ	$I_{\rm Q2}$ = 500 μ A; $T_{\rm j}$ = 85 °C; $V_{\rm INH1}$ < $V_{\rm INH1~OFF}$ (Q1 off)
		_	_	280	μΑ	$I_{\rm Q2}$ = 500 μ A; $V_{\rm INH1}$ < $V_{\rm INH1~OFF}$ (Q1 off)
		_	4.5	5	mA	$I_{\rm Q2}$ = 100 mA; $V_{\rm INH1}$ < $V_{\rm INH1~OFF}$ (Q1 off)
Quiescent current; inhibited	I_{q}	_	0.1	1	μΑ	$V_{\text{INH1}} = V_{\text{INH2}} = 0 \text{ V};$ $T_{\text{j}} < 85 ^{\circ}\text{C}$
		_	0.1	20	μΑ	$V_{\rm INH1} = V_{\rm INH2} = 0 \text{ V}$



 Table 4
 Electrical Characteristics (cont'd)

 $V_{\rm I1}$ = 13.5 V; $V_{\rm INH1}$ = $V_{\rm INH2}$ = 5 V; -40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition	
		Min.	Тур.	Max.]		
Inhibit Input INH2	•	•	•	•	•	,	
Turn-on Voltage	$V_{\overline{ ext{INH2}} ext{ ON}}$	_	_	2.3	V	V_{Q2} on	
Turn-off Voltage	V _{INH2 OFF}	0.65	_	_	V	V_{Q2} off	
H-input current	$I_{\overline{INH2}ON}$	-1	3.2	6	μΑ	$V_{\rm INH2}$ = 5.0 V (see Page 13)	
L-input current	I _{INH2} OFF	-1	0.1	1	μΑ	0 V < V _{INH2} < 0.8 V	
Watchdog and Rese	et Timing D)2					
Charge current	I_{DC2}	6.5	9.0	14.0	μΑ	V_{D2} = 1 V	
Discharge current	I_{DD2}	2.0	3.5	5.0	μΑ	V_{D2} = 1 V	
Upper timing threshold	V_{DU2}	1.5	1.85	2.4	V	_	
Lower timing threshold	V_{DL2}	0.3	0.45	0.6	V	_	
Saturation Voltage	$V_{D2,SAT}$	_	_	100	mV	$V_{\mathrm{Q2}} < V_{\mathrm{RT2}}$	
Watchdog trigger time	$T_{WI,tr}$	34	42	51	ms	$C_{\rm D2}$ = 100 nF	
Reset delay time	T_{RD2}	15	20	25	ms	$C_{\rm D2}$ = 100 nF	
Reset reaction time	T_{rr}	_	_	5.0	μs	$C_{\rm D2}$ = 100 nF	
Reset Output RO2							
Reset switching	V_{RT2}	4.55	4.65	4.8	V	_	
threshold	V_{RT2}/V_{Q2}	90	93	96	%	_	
Reset threshold headroom	V_{R2HEAD}	200	350	500	mV	V_{Q2} - V_{RT2}	
Reset output sink current	I_{RO2}	1.0	_	_	mA	$V_{\rm Q2}$ = 5 V, $V_{\rm D2}$ = 0 V; $V_{\rm RO2}$ = 0.3 V	
Reset output low voltage	V_{RO2L}	-	0.15	0.3	V	<i>V</i> _{Q2} ≥ 1 V	
Reset high voltage	V_{RO2H}	4.5	_	_	V	$R_{\rm RO2,ext}$ = 4.7 k Ω	



Table 4 Electrical Characteristics (cont'd)

 $V_{\text{I1}} = 13.5 \text{ V}; V_{\text{INH1}} = V_{\text{INH2}} = 5 \text{ V}; -40 ^{\circ}\text{C} < T_{\text{j}} < 150 ^{\circ}\text{C}; \text{ unless otherwise specified}$

Parameter	Symbol	Limit Values		Unit	Test Condition	
		Min.	Тур.	Max.		
Main (Tracked) Reg	ulator					
Output Q1						
Output voltage	V_{Q1}	4.875	5.0	5.125	V	$\begin{array}{l} 1 \text{ mA} < I_{\mathrm{Q1}} < 200 \text{ mA}; \\ 6 \text{ V} < V_{\mathrm{I}} < 28 \text{ V} \end{array}$
Output voltage tracking accuracy	$\Delta V_{\rm Q} = V_{\rm Q2} - V_{\rm Q1}$	-25	5	25	mV	$\begin{array}{l} {\rm 1~mA} < I_{\rm Q1} < {\rm 200~mA}; \\ {\rm 6~V} < V_{\rm I} < {\rm 28~V} \end{array}$
Output voltage tracking accuracy	$\Delta V_{\rm Q} = V_{\rm Q2} - V_{\rm Q1}$	-25	5	25	mV	1 mA < $I_{\rm Q1}$ < 300 mA; 8 V < $V_{\rm I}$ < 28 V
Output current limitation	I_{Q1}	350	500	_	mA	$V_{\rm Q1} = 4.5 \ { m V}$
Output drop voltage $V_{\text{DRQ1}} = V_{\text{I}} - V_{\text{Q1}}$	V_{DRQ1}	_	300	600	mV	$I_{\rm Q1} = 200 \ {\rm mA}^{1)}$
Load regulation	$\Delta V_{ extsf{Q1,Lo}}$	_	5	50	mV	$5 \text{ mA} < I_{Q1} < 300 \text{ mA}$
Line regulation	$\Delta V_{Q1,Li}$	_	5	25	mV	$I_{\rm Q1}$ = 5 mA; 6 V < $V_{\rm I}$ < 28 V
Power Supply Ripple Rejection	PSRR	_	65	_	dB	$f_{\rm r}$ = 100 Hz; $V_{\rm r}$ = 1 Vpp
Current Consumption	on			•		
Quiescent current; $I_{q} = I_{l} - I_{Q1} - I_{Q2}$	I_{q}	_	10	20	mA	I_{Q1} = 300 mA; I_{Q2} = 500 μ A; V_{Q1} and V_{Q2} on
Quiescent current; $I_{q} = I_{l} - I_{Q1} - I_{Q2}$	I_{q}	_	250	500	μΑ	I_{Q2} = I_{Q1} = 500 μ A; V_{Q1} and V_{Q2} on
Inhibit Input INH1						
Turn-on Voltage	$V_{\overline{INH1}ON}$	_	_	2.3	V	V_{Q1} on
Turn-off Voltage	$V_{\overline{ ext{INH1}} ext{ OFF}}$	0.7	_	_	V	V_{Q1} off
H-input current	$I_{\overline{INH1}\;ON}$	-1	3.5	5	μΑ	$3.0 \text{ V} < V_{\text{INH1}} < 5 \text{ V};$ (see Page 14)
L-input current	I _{INH1 OFF}	-1	0.1	1	μΑ	$0 \text{ V} < V_{\text{INH1}} < 0.8 \text{ V}$



 Table 4
 Electrical Characteristics (cont'd)

 $V_{\rm I1}$ = 13.5 V; $V_{\rm INH1}$ = $V_{\rm INH2}$ = 5 V; -40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified


Parameter	Symbol	Symbol Lim			Unit	Test Condition		
		Min.	Тур.	Max.				
Reset Timing D1	Reset Timing D1							
Charge current	I_{DC1}	4.0	8.0	14.0	μΑ	V_{D1} = 1 V		
Upper timing threshold	V_{DU1}	1.6	1.8	2.2	V	_		
Lower timing threshold	V_{DL2}	0.3	0.4	0.6	V	_		
Saturation Voltage	$V_{D1,SAT}$	_	_	100	mV	$V_{\mathrm{Q1}} < V_{\mathrm{RT1}}$		
Reset delay time	T_{RD1}	14	20	30	ms	$C_{\rm D1}$ = 100 nF		
Reset reaction time	T_{rr}	_	_	10	μs	$C_{\rm D1}$ = 100 nF		
Reset Output RO1								
Reset switching	V_{RT1}	4.5	4.65	4.8	V	_		
threshold	V_{RT1}/V_{Q1}	90	93	96	%	_		
Reset threshold headroom	V_{R1HEAD}	200	350	500	mV	V_{Q1} - V_{RT1}		
Reset output sink current	I_{RO1}	1.0	_	_	mA	$V_{\text{Q1}} = 5.0 \text{ V}; V_{\text{Q2}} = 5.0 \text{ V};$ $V_{\text{D1}} = 0 \text{ V}; V_{\text{RO1}} = 0.3 \text{ V}$		
Reset output low voltage	V_{RO1L}	_	0.15	0.3	V	$V_{\mathrm{Q1}} \geq$ 1 V		
Reset output high voltage	V_{RO1H}	4.5	_	_	V	$R_{\rm RO1,ext} = 4.7 \text{ k}\Omega$		

¹⁾ Drop voltage = $V_{\rm I}$ - $V_{\rm Q}$ (measured when the output voltage has dropped 100 mV from the nominal value obtained at 13.5 V input)




Typical Performance Characteristics


Output Voltage $V_{\rm Q2}$ versus Input Voltage $V_{\rm I}$




Reset Thresholds $V_{\rm RT1}, V_{\rm RT2}$ versus Junction Temperature $T_{\rm J}$



Output Voltage V_{Q2} versus Junction Temperature T_{\perp}




INH2 Input Current versus Inhibit Voltage





INH1 Input Current versus Inhibit Voltage





Package Outlines




Figure 4 P-DSO-12-6 (Plastic Dual Small Outline)



Revision History

Version	Date	Changes
Rev. 1.4	2008-10-28	Modifications according to PCN No. 2007-117-A • "Watchdog and Reset Timing D2" on Page 10: Lower timing threshold $V_{\rm DL2}$: Max limit change to 0.6V (was 0.5V) and typ. limit change to 0.45V (was 0.4V). The change does not impact watchdog or reset timing limits.
Rev. 1.3	2007-08-03	 Modifications according to PCN No. 2007-117-A Page 9: Quiescent current I_q; inhibited (V_{INH1} = V_{INH2} = 0 V; T_j < 150 °C): Max. limit changed to 20μA (was 15μA). Page 9: Current limit Q2: Changed to max. 650mA (was 550mA). Page 10: Reset Threshold V_RT2: Lower limit tightened to 4.55V (was 4.50V). Page 10: D2 charge current: Max. limit to 14μA (was 12μA). Page 10: RO2 sink current: Min. limit to 1mA (was 1.6mA). Page 12: D1 charge current: Max. limit to 14μA (was 12μA). Page 12: RO1 sink current: Min. limit to 1mA (was 1.6mA). Infineon Logo updated, Legal Disclaimer updated
Rev. 1.2	2004-01-01	Final Datasheet

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm

Edition 2008-10-28

Published by
Infineon Technologies AG
81726 Munich, Germany
© 2008 Infineon Technologies AG
All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.