

AUIPS7141R

CURRENT SENSE HIGH SIDE SWITCH

Features

- Suitable for 24V systems
- Over current shutdown
- Over temperature shutdown
- Current sensing
- Active clamp
- Low current
- ESD protection
- Optimized Turn On/Off for EMI

Applications

- 21W Filament lamp
- Solenoid
- 24V loads for trucks

Description

The AUIPS7141R is a fully protected four terminal high side switch specifically designed for driving lamp. It features current sensing, over-current, over-temperature, ESD protection and drain to source active clamp. When the input voltage Vcc - Vin is higher than the specified threshold, the output power Mosfet is turned on. When the Vcc - Vin is lower than the specified Vil threshold, the output Mosfet is turned off. The Ifb pin is used for current sensing. The over-current shutdown is higher than inrush current of the lamp.


Product Summary

 $\begin{array}{ll} \text{Rds(on)} & 100\text{m}\Omega \text{ max.} \\ \text{Vclamp} & 65\text{V} \\ \text{Current shutdown} & 20\text{A min.} \end{array}$

Packages



Typical Connection





Qualification Information[†]

	oation information					
Qualification Level		Automotive (per AEC-Q100 ^{††}) Comments: This family of ICs has passed an Automotive qualification. IR's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.				
	Machine Model		ass M2 (200 V) AEC-Q100-003)			
ESD	Human Body Model		ss H1C (1500 V) AEC-Q100-002)			
	Charged Device Model		ss C5 (1000 V) AEC-Q100-011)			
IC Latch-Up Test			Class II, Level A (per AEC-Q100-004)			
RoHS Compliant		"	Yes			

[†] Qualification standards can be found at International Rectifier's web site http://www.irf.com/

^{††} Exceptions to AEC-Q100 requirements are noted in the qualification report.

^{†††} Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.



Absolute Maximum RatingsAbsolute maximum ratings indicate sustained limits beyond which damage to the device may occur. (Tambient=25°C unless otherwise specified).

Milei Wise speci	100).			
Symbol	Parameter	Min.	Max.	Units
Vout	Maximum output voltage	Vcc-60	Vcc+0.3	V
Vcc-Vin max.	Maximum Vcc voltage	-16	60	V
lifb, max.	Maximum feedback current	-50	10	mΑ
Vcc sc.	Maximum Vcc voltage with short circuit protection see page 7	_	50	V
Pd	Maximum power dissipation (internally limited by thermal protection)			W
ru	Rth=50°C/W DPack 6cm² footprint	_	2.5	VV
Ti max.	Max. storage & operating junction temperature	-40	150	°C

Thermal Characteristics

Symbol	Parameter	Тур.	Max.	Units
Rth1	Thermal resistance junction to ambient DPak Std footprint	70	_	
Rth2	Thermal resistance junction to ambient Dpak 6cm² footprint	50	_	°C/W
Rth3	Thermal resistance junction to case Dpak	4	_	

Recommended Operating Conditions These values are given for a quick design.

Symbol	Parameter	Min.	Max.	Units
lout	Continuous output current, Tambient=85°C, Tj=125°C			۸
	Rth=50°C/W, Dpak 6cm² footprint	_	2.1	^
RIfb	Ifb resistor	1.5	_	kΩ



Static Electrical Characteristics

Ti=25°C, Vcc=28V (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Vcc op.	Operating voltage	6	_	60	V	
Rds(on)	ON state resistance Tj=25°C	_	75	100	mΩ	lds=2A
	ON state resistance Tj=150°C(2)	_	135	180	1115.2	ius=2A
Icc off	Supply leakage current	_	1	3	μA	Vin=Vcc / Vifb=Vgnd
lout off	Output leakage current	_	1	3	μΑ	Vout=Vgnd
I in on	Input current while on	0.6	1.6	3	mA	Vcc-Vin=28V
V clamp1	Vcc to Vout clamp voltage 1	60	64	_		Id=10mA
V clamp2	Vcc to Vout clamp voltage 2	60	65	72		Id=6A see fig. 2
Vih(1)	High level Input threshold voltage	_	3	4.5	\/	Id=10mA
Vil(1)	Low level Input threshold voltage	1.5	2.3	_	\ \ \	
Vf	Forward body diode voltage Tj=25°C	_	0.8	0.9		If=1A
	Forward body diode voltage Tj=125°C	_	0.65	0.75		

⁽¹⁾ Input thresholds are measured directly between the input pin and the tab.

Switching Electrical Characteristics

Vcc=28V, Resistive load=27Ω, Tj=25°C

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
tdon	Turn on delay time to 20%	4	10	20	us		
tr	Rise time from 20% to 80% of Vcc	2	5	10	μδ	See fig. 1	
tdoff	Turn off delay time	20	40	80	110	See lig. 1	
tf	Fall time from 80% to 20% of Vcc	2.5	5	10	μs		

Protection Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Tsd	Over temperature threshold	150(2)	165	_	°C	See fig. 3 and fig.11
Isd	Over-current shutdown	20	25	35	Α	See fig. 3 and page 6
I fault	Ifb after an over-current or an over-temperature (latched)	2.7	3.3	4	mA	See fig. 3


Current Sensing Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ratio	I load / Ifb current ratio	2000	2400	2800		Iload=2A
Ratio_TC	I load / Ifb variation over temperature(2)	-5%	0	+5	%	Tj=-40°C to +150°C
I offset	Load current offset	-0.2	0	0.2	Α	lout<2A
Ifb leakage	Ifb leakage current On in open load	0	8	100	μA	lout=0A


⁽²⁾ Guaranteed by design



Lead Assignments



Functional Block Diagram All values are typical





Truth Table

Op. Conditions	Input	Output	Ifb pin voltage
Normal mode	Н	L	0V
Normal mode	L	Н	I load x Rfb / Ratio
Open load	Н	L	0V
Open load	L	Н	0V
Short circuit to GND	Н	L	0V
Short circuit to GND	L	L	V fault (latched)
Over temperature	Н	Ĺ	0V
Over temperature	L	L	V fault (latched)

Operating voltage

Maximum Vcc voltage: this is the maximum voltage before the breakdown of the IC process.

Operating voltage: This is the Vcc range in which the functionality of the part is guaranteed. The AEC-Q100 qualification is run at the maximum operating voltage specified in the datasheet.

Reverse battery

During the reverse battery the Mosfet is kept off and the load current is flowing into the body diode of the power Mosfet. Power dissipation in the IPS: P = I load * Vf

If the power dissipation is too high in Rifb, a diode in serial can be added to block the current.

The transistor used to pull-down the input should be a bipolar in order to block the reverse current. The 100ohm input resistor can not sustain continuously 16V (see Vcc-Vin max. in the Absolute Maximum Ratings section)

Active clamp

The purpose of the active clamp is to limit the voltage across the MOSFET to a value below the body diode break down voltage to reduce the amount of stress on the device during switching.

The temperature increase during active clamp can be estimated as follows:

$$\Delta_{Ti} = P_{CL} \cdot Z_{TH}(t_{CLAMP})$$

Where: $Z_{TH}(t_{CLAMP})$ is the thermal impedance at t_{CLAMP} and can be read from the thermal impedance curves given in the data sheets.

 $P_{CL} = V_{CL} \cdot I_{CLavg}$: Power dissipation during active clamp

$$V_{\text{CL}} = 65 \text{V}$$
: Typical V_{CLAMP} value.

$$I_{\text{CLavg}} = \frac{I_{\text{CL}}}{2}$$
 : Average current during active clamp

$$t_{CL} = \frac{I_{CL}}{\frac{|di|}{dt}}$$
: Active clamp duration

$$\frac{di}{dt} = \frac{V_{Battery} - V_{CL}}{L}$$
: Demagnetization current


Figure 9 gives the maximum inductance versus the load current in the worst case : the part switches off after an over temperature detection. If the load inductance exceeds the curve, a free wheeling diode is required.

Over-current protection

The threshold of the over-current protection is set in order to guarantee that the device is able to turn on a load with an inrush current lower than the minimum of lsd. Nevertheless for high current and high temperature the device may switch off for a lower current due to the over-temperature protection. This behavior is shown in Figure 11.



Current sensing accuracy



The current sensing is specified by measuring 3 points:

- Ifb1 for lout1
- Ifb2 for lout2
- Ifb leakage for lout=0

The parameters in the datasheet are computed with the following formula:

Ratio = (lout2 - lout1)/(lfb2 - lfb1)

I offset = Ifb1 x Ratio - lout1

This allows the designer to evaluate the Ifb for any lout value using :

Ifb = (lout + I offset) / Ratio if Ifb > Ifb leakage

For some applications, a calibration is required. In that case, the accuracy of the system will depends on the variation of the I offset and the ratio over the temperature range. The ratio variation is given by Ratio_TC specified in page 4.


The loffset variation depends directly on the Rdson:

I offset@-40°C= I offset@25°C / 0.8

I offset@150°C= I offset@25°C / 1.9

Maximum Vcc voltage with short circuit protection


The maximum Vcc voltage with short circuit is the maximum voltage for which the part is able to protect itself under test conditions representative of the application. 2 kind of short circuits are considered: terminal and load short circuit.



	L SC	R SC
Terminal SC	0.1 μΗ	10 mohm
Load SC	10 µH	100 mohm

AUIPS7141R








Figure 1 - IN rise time & switching definitions




Figure 3 - Protection timing diagram

Figure 2 - Active clamp waveforms





Figure 4 – Icc off (µA) Vs Tj (°C)





2

----VIH

----VIL


0

-50 -25 0 25 50 75 100 125 150

Tj, junction temperature (°C)

Figure 5 – Icc off (µA) Vs Vcc-Vout (V)

Figure 6 - Vih and Vil (V) Vs Tj (°C)









Figure 8 – Transient thermal impedance (°C/W) Vs time (s)





1.4

(VE) 1.2

1.0

0.8

0.6

0.6

0.0

0 1 2 3 4

Iout, output current (A)

Figure 9 - Max. lout (A) Vs inductance (µH)

Figure 10 - Ifb (mA) Vs lout (A)







Figure 11 – Tsd (s) Vs I out (A) SMD with 6cm²



Case Outline 5 Lead - DPAK








					_
S		DIMEN	SIONS		N
В	MILLIM	ETERS	INC	HES	O T E S
l c	MIN.	MAX.	MIN.	MAX.	E S
Α	2.18	2.39	.086	.094	
A1	-	0.13	-	.005	
ь	0.56	0.79	.022	.031	
ь1	.056	0.74	.022	.029	2
b2	0.65	0.89	.026	.035	
ь3	4.95	5.46	.195	.215	2
c	0.46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	2
c2	0.46	0.89	.018	.035	
D	5.97	6.22	.235	.245	3
D1	5.21	-	.205	-	
E	6.35	6.73	.250	.265	3
E1	4.32	-	.170	-	
e	1.14	BSC	.045	BSC	
н	9.40	10.41	.370	.410	
L	1.40	1.78	.055	.070	
L1	2.74	BSC	.108	REF.	
L2	0.51	BSC	.020 BSC		
L3	0.89	1.27	.035	.050	
L4	-	1.02	-	.040	
L5	1.14	1.52	.045	.060	
0	0.	10°	0.	10°	
ø1	0.	15*	0.	15*	
ø2	28*	32*	28*	32*	

NOTES:

- 1.- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- A- LEAD DIMENSION UNCONTROLLED IN L5.
- A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.— SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- DIMENSION b1 & c1 APPLIED TO BASE METAL ONLY.
- 8.- DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.— OUTLINE CONFORMS TO JEDEC OUTLINE TO-252.
- 10. LEADS AND DRAIN ARE PLATED WITH 100% Sn

Tape & Reel 5 Lead - DPAK



Ao = 10.5 mm Bo = 7.0 mm Ko = 2.8 mm K1 = 2.4 mm F = 7.5 mm P1 = 12.0 mm W = 16.0 ± .3 mm

NOTES:

- 4.
- 10 SPROCKET HOLE PUNCH CUMULATIVE TOLERANCE ±.02
 CAMBER NOT TO EXCEED 1mm IN 100mm
 MATERIAL: CONDUCTIVE BLACK POLYSTYRENE
 AC AND BO MEASURED ON A PLANE 0.3mm ABOVE THE
 BOTTOM OF THE POCKET
 KO MEASURED FROM A PLANE ON THE INSIDE BOTTOM OF THE
 POCKET TO THE TOP SURFACE OF THE CARRIER
 POCKET POSITION RELATIVE TO THE SPROCKET HOLE MEASURED AS
 TRUE POSITION OF POCKET, NOT POCKET HOLE

- TRUE POSITION OF POCKET, NOT POCKET HOLE

 7. VENDOR: (OPTIONAL)

 8. MUST ALSO MEET REQUIREMENTS OF EIA STANDARD #EIA-481A,
 TAPING OF SURFACE—MOUNT COMPONENTS FOR AUTOMATIC
 PLACEMENT.

 9. TOLERANCE TO BE MANUFACTURER STANDARD


 10. SURFACE RESISTIVITY OF MOLDED MATL: MUST MEASURE
 LESS THAN OR EQUAL TO 10* OHMS PER SQUARE. MEASURED
 IN ACCORDANCE TO PROCEDURE GIVEN IN ASTM D-257 &
 ASTM D-991 (REF. C-9000 SPEC.)

 11. TOTAL LENGTH PER REEL MUST BE 79 METERS

 2. © OUTTOAL DIVINISION.
- 12. C CRITICAL DIMENSION



Part Marking Information



Ordering Information

Base Part Number	D1	Standard Pack	Occupated a Boot News Lond	
base i ait i dilibei	Package Type	Form	Quantity	Complete Part Number
	D-Pak-5-Lead	Tube	75	AUIPS7141R
AUIPS7141R		Tape and reel	3000	AUIPS7141RTR
AUPS/141R		Tape and reel left	2000	AUIPS7141RTRL
		Tape and reel right	2000	AUIPS7141RTRR

The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

For technical support, please contact IR's Technical Assistance Center http://www.irf.com/technical-info/

WORLD HEADQUARTERS:

233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105