




RADIATION HARDENED POWER MOSFET SURFACE MOUNT (SMD-2)

100V, N-CHANNEL REF: MIL-PRF-19500/760



Product Summary

Part Number	Radiation Level	RDS(on)	I _D	QPL Part Number
IRHNA67160	100 kRads(Si)	0.010Ω	56A*	JANSR2N7579U2
IRHNA63160	300 kRads(Si)	0.010Ω	56A*	JANSF2N7579U2



Description

IRHNA67160 is part of the International Rectifier HiRel family of products. IR HiRel R6 technology provides high performance power MOSFETs for space applications. These devices have been characterized for both Total Dose and Single Event Effect (SEE) with useful performance up to LET of 90 (MeV/(mg/cm²). The combination of low RDS(on) and low gate charge reduces the power losses in switching applications such as DC-DC converters and motor controllers. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching and temperature stability of electrical parameters.

Features

- Single Event Effect (SEE) Hardened
- Low RDS(on)
- Low Total Gate Charge
- Simple Drive Requirements
- · Hermetically Sealed
- Ceramic Package
- Light Weight
- Surface Mount
- ESD Rating: Class 3A per MIL-STD-750, Method 1020

Absolute Maximum Ratings

Pre-Irradiation

Symbol	Parameter	Value	Units
I _{D1} @ V _{GS} = 12V, T _C = 25°C	Continuous Drain Current	56*	
I _{D2} @ V _{GS} = 12V, T _C = 100°C	Continuous Drain Current	56*	Α
I _{DM} @ T _C = 25°C	Pulsed Drain Current ①	224	
P _D @T _C = 25°C	Maximum Power Dissipation	250	W
	Linear Derating Factor	2.0	W/°C
V _{GS}	Gate-to-Source Voltage	±20	V
E _{AS}	Single Pulse Avalanche Energy ②	462	mJ
I _{AR}	Avalanche Current ①	56	А
E _{AR}	Repetitive Avalanche Energy ①	25	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns
T _J	Operating Junction and -55 to + 150		
T _{STG}	Storage Temperature Range	-55 to + 150	°C
	Lead Temperature	300 (for 5s)	
	Weight	3.3 (Typical)	g

^{*} Current is limited by package

For Footnotes, refer to the page 2.

1



Electrical Characteristics @ Tj = 25°C (Unless Otherwise Specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V, I_D = 1.0mA$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.11		V/°C	Reference to 25°C, I _D = 1.0mA
R _{DS(on)}	Static Drain-to-Source On-Resistance			0.010	Ω	V _{GS} = 12V, I _{D2} = 56A* ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	\\ -\\ -10mA
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient		-10.12		mV/°C	$V_{DS} = V_{GS}$, $I_D = 1.0 \text{mA}$
Gfs	Forward Transconductance	60			S	V _{DS} = 15V, I _{D2} = 56A ④
I _{DSS}	Zero Gate Voltage Drain Current			10	μA	$V_{DS} = 80V, V_{GS} = 0V$
	Zero Gate Voltage Drain Gurrent			25	μΛ	$V_{DS} = 80V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I_{GSS}	Gate-to-Source Leakage Forward			100	nA	V _{GS} = 20V
	Gate-to-Source Leakage Reverse			-100	ПА	$V_{GS} = -20V$
Q_G	Total Gate Charge			170		I _{D1} = 56A
Q_{GS}	Gate-to-Source Charge			60	nC	V _{DS} = 50V
Q_{GD}	Gate-to-Drain ('Miller') Charge			80		V _{GS} = 12V
t _{d(on)}	Turn-On Delay Time			50		$V_{DD} = 50V$
Tr	Rise Time			150		I _{D1} = 56A
t _{d(off)}	Turn-Off Delay Time			100	ns	$R_G = 2.35\Omega$
Tf	Fall Time			50		V _{GS} = 12V
Ls +L _D	Total Inductance		2.8		nH	Measured from center of Drain pad to center of Source pad
C _{iss}	Input Capacitance		8690			V _{GS} = 0V
C _{oss}	Output Capacitance		1600		pF	V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance		20			f = 1.0MHz
R _G	Gate Resistance		0.45		Ω	f = 1.0 MHz, open drain

Source-Drain Diode Ratings and Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current (Body Diode)			56*	۸	
I _{SM}	Pulsed Source Current (Body Diode) ①			224	Α	
V_{SD}	Diode Forward Voltage			1.2	V	$T_J=25^{\circ}C$, $I_S=56A$, $V_{GS}=0V$
t _{rr}	Reverse Recovery Time			500	ns	$T_J=25^{\circ}C, I_F = 56A, V_{DD} \le 25V$
Q _{rr}	Reverse Recovery Charge			5.5	μC	di/dt = 100A/μs ④
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _I				le (turn-on is dominated by L _S +L _D)

^{*} Current is limited by package

Thermal Resistance

Symbol	Parameter	Min.	Тур.	Max.	Units
$R_{ heta JC}$	Junction-to-Case			0.5	°C/W
$R_{\theta J\text{-PCB}}$	Junction-to-PC Board (Soldered to 2" sq copper clad board)		1.6		C/VV

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- $^{\circ}$ V_{DD} = 25V, starting T_J = 25°C, L = 0.29mH, Peak I_L = 56A, V_{GS} = 12V
- $\label{eq:local_sde} \begin{tabular}{ll} \b$
- ④ Pulse width \leq 300 µs; Duty Cycle \leq 2%
- \circ Total Dose Irradiation with V_{GS} Bias. 12 volt V_{GS} applied and V_{DS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.
- Total Dose Irradiation with V_{DS} Bias. 80 volt V_{DS} applied and V_{GS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.



Radiation Characteristics

IR HiRel radiation hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR Hirel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table1. Electrical Characteristics @ Tj = 25°C, Post Total Dose Irradiation \$6

Symbol	Parameter	Up to 300 I	Rads (Si)1	Units	Test Conditions	
	. Grainess	Min.	Max.			
BV _{DSS}	Drain-to-Source Breakdown Voltage	100		V	$V_{GS} = 0V, I_{D} = 1.0 \text{mA}$	
$V_{GS(th)}$	Gate Threshold Voltage	2.0	4.0	V	$V_{DS} = V_{GS}$, $I_D = 1.0 \text{mA}$	
I _{GSS}	Gate-to-Source Leakage Forward		100	nA	V _{GS} = 20V	
I _{GSS}	Gate-to-Source Leakage Reverse		-100	nA	V _{GS} = -20V	
I _{DSS}	Zero Gate Voltage Drain Current		10	μΑ	$V_{DS} = 80V, V_{GS} = 0V$	
R _{DS(on)}	Static Drain-to-Source ④ On-State Resistance (TO-3)		0.011	Ω	V _{GS} = 12V, I _{D2} = 56A	
R _{DS(on)}	Static Drain-to-Source ④ On-State Resistance (SMD-2)		0.010	Ω	V _{GS} = 12V, I _{D2} = 56A	
V _{SD}	Diode Forward Voltage 4		1.2	V	V _{GS} = 0V, I _S = 56A	

^{1.} Part numbers IRHNA67160 (JANSR2N7579U2) and IRHNA63160 (JANSF2N7579U2)

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area

	_	_	VDS (V)						
LET (MeV/(mg/cm²))	Energy (MeV)	Range (µm)	@ VGS = 0V	@ VGS = -5V	@ VGS = -10V	@ VGS = -15V	@ VGS = -19V	@ VGS = -20V	
39 ± 5%	315 ± 7.5%	40 ± 7.5%	100	100	100	100	100	40	
61 ± 5%	345 ± 7.5%	32 ± 7.5%	100	100	100	30			
90 ± 5%	375 ± 7.5%	29 ± 7.5%	100	100					




Fig a. Typical Single Event Effect, Safe Operating Area

For Footnotes, refer to the page 2.






Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical On-Resistance Vs Gate Voltage




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance Vs.




Fig 6. Typical On-Resistance Vs Drain Current




Fig 7. Typical Drain-to-Source Breakdown Voltage Vs Temperature




Fig 9. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 11. Typical Source-Drain Diode Forward Voltage




Fig 8. Typical Threshold Voltage Vs Temperature




Fig 10. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 12. Maximum Drain Current Vs.Case Temperature






Fig 13. Maximum Safe Operating Area




Fig 14. Maximum Avalanche Energy Vs. Drain Current




Fig 15. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 16a. Unclamped Inductive Test Circuit




Fig 17a. Gate Charge Waveform




Fig 18a. Switching Time Test Circuit




Fig 16b. Unclamped Inductive Waveforms




Fig 17b. Gate Charge Test Circuit





Fig 18b. Switching Time Waveforms

7



Case Outline and Dimensions — SMD-2



NOTES:

- 1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].



DIMENSION INCLUDES METALLIZATION FLASH.

DIMENSION DOES NOT INCLUDE METALLIZATION FLASH.

PAD ASSIGNMENTS

MOSFET

1 = DRAIN

2 = GATE

3 = SOURCE



www.infineon.com/irhirel

101 N. Sepulveda Boulevard, El Segundo, California 90245, USA Tel: +1 (310) 252-7105 2520 Junction Avenue, San Jose, California 95134, USA Tel: +1 (408) 434-5000 205 Crawford Street, Leominster, Massachusetts 01453, USA Tel: +1 (978) 534-5776 Data and specifications subject to change without notice.



IMPORTANT NOTICE

The information given in this document shall be in no event regarded as guarantee of conditions or characteristic. The data contained herein is a characterization of the component based on internal standards and is intended to demonstrate and provide guidance for typical part performance. It will require further evaluation, qualification and analysis to determine suitability in the application environment to confirm compliance to your system requirements.

With respect to any example hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind including without limitation warranties on non- infringement of intellectual property rights and any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's product and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of any customer's technical departments to evaluate the suitability of the product for the intended applications and the completeness of the product information given in this document with respect to applications.

For further information on the product, technology, delivery terms and conditions and prices, please contact your local sales representative or go to (www.infineon.com/hirel).

WARNING

Due to technical requirements products may contain dangerous substances. For information on the types in question, please contact your nearest Infineon Technologies office.