

LITIX[™] Power TLD6098-1EP

Multitopology single-channel DC-DC controller

Features

- Wide input voltage (up to 58 V) and output voltage range (up to 70 V)
- Switching frequency range from 100 kHz to 500 kHz and synchronization at 2.2 MHz with an external clock source
- EMC optimized device
- Analog adjust input
- Overvoltage, Short to ground, overcurrent, open feedback and overtemperature diagnostic output
- PMOS gate driver for dimming and protection with enhanced dimming features
- LED current accuracy ±3.5%

Potential applications

- LED driver for: front light module, rear light module, interior light
- Voltage regulator




Figure 1

Application diagram





Product type	Package	Marking
TLD6098-1EP	PG-TSDSO-14	TLD6098-1



Description of TLD6098-1EP

Description of TLD6098-1EP

TLD6098-1EP is a multi-topology DC-DC controller designed for LED applications with built-in protection features to implement a compact LED driver.

The output current is regulated by means of peak current control loop. An internal slope compensation is used to avoid sub-harmonic oscillation at high duty cycle (e.g. higher than 50%).

The current accuracy is better than 3.5% (with no analog adjustment applied) over the operating temperature range. A rail to rail current sense amplifier provides flexibility on the topology choice needed to supply LED string with more than 20 white LED (up to 70 V at output).

The switching frequency can be adjusted from 100 kHz to 500 kHz using an external resistor. A synchronization with an external clock is also possible. The device incorporates even a spread spectrum modulator to achieve easy fulfilment of electromagnetic emission standards.

TLD6098-1EP can drive an external PMOS for dimming and protection.

For this purpose the device incorporates even a PWM generator controlled by an analog voltage on DC/PWMI pin. The generated PWM signal has the duty cycle adjustable from 0 to 100% with 10 bits of resolution and the frequency range programmable from 150 Hz to 750 Hz. On the same DC/PWMI pin the digital PWM signal can also be used.

Product validation

Qualified for automotive applications.

Product validation according to AEC-Q100.



Table of contents

Table of contents

	Table of contents 3
1	Block diagram
2	Pin configuration
3 3.1 3.2 3.3	General product characteristics8Absolute maximum ratings8Functional range9Thermal resistance10
4	Switching regulator
4.1 4.2	Soft start 11 Electrical characteristics 14
5 5.1 5.2	Linear regulator17Undervoltage protection for the external switching MOSFET17Electrical characteristics18
6	Switching frequency setup and synchronization
6.1 6.1.1 6.1.2 6.1.2.1	Switching frequency setup with external resistor 20 Electrical characteristics 21 Spread Spectrum 21 Electrical characteristics 22
6.2	Synchronization with external clock (low frequency mode)
6.2.1	Electrical characteristics
6.3	Synchronization with external clock (high frequency range)
7 7.1	Analog output adjustment
8	Dimming functions
8.1 8.2	Electrical characteristics25Digital PWM dimming26
8.2.1	Electrical characteristics
8.3 8.3.1	Embedded PWM engine 27 Electrical characteristics 30
9	Protections and fault management
9.1	Electrical characteristics
9.2	Short to ground
9.2.1	Electrical characteristics
9.3	Output overvoltage and voltage regulation 32
9.3.1	Electrical characteristics
9.4	Overvoltage on FBH pin
9.4.1	Electrical characteristics



Table of contents


9.5	Output overcurrent
9.5.1	Electrical characteristics
9.6	Overtemperature
9.6.1	Electrical characteristics
10	Application information
11	Package
12	Revision history
	Disclaimer

Block diagram



1 Block diagram

1





Block diagram

Datasheet





2 Pin configuration




Figure 3 Pin configura

Pin configuration PG-TSDSO-14

Table 1

Pin configuration PG-TSDSO-14

Name	Pos.	Description	Direction
PWMO	1	PMOS driver for dimming and protection	Output
		Connect to gate of external MOSFET	
		Pin must be left open if external MOSFET is not used	
SET	2	Analog adjustment	Input
		Load current adjustment pin	
		Pin must not be left open	
		If analog adjustment is not used, connect to IVCC pin	
IVCC	3	Internal linear voltage regulator	Output
		Used for internal biasing and gate drive	
		Bypass with external capacitor	
		Pin must not be left open	
СОМР	4	Compensation	Input
		Connect R and C network for stability	
FPWM/FAULT	5	PWM frequency selector/Fault	Input/
		Connect external R to set PWM frequency	Output
		Faults are reported by raising the voltage on this pin	
IN	6	Supply	Input
		Supply for internal biasing	
DC/PWMI	7	PWM adjustment	Input
		Set duty cycle of PWM engine or digital input for PWM dimming	
FREQ/SYNC/SPREAD	8	Frequency selector or synchronization	Input
		Connect external resistor to GND to set switching frequency	
		Apply square waveform for synchronization	

(table continues...) Datasheet



2 Pin configuration

Table 1	(continue	d) Pin configuration PG-TSDSO-14				
Name	Pos.	Description	Direction			
GND	9	Ground	-			
SWCS	10	Current sense/Power ground Detects peak current through power switch Power ground of gate driver of SWO	Input			
SWO	11	Switch gate driver Connect to gate of external switching power n-channel MOSFET	Output			
VFB	12	Overvoltage/Voltage loop reference Connect to resistive voltage divider to set the maximum voltage at output and the short to ground threshold				
FBL	13	Voltage feedback negative Inverting input (-)	Input			
FBH	14	Voltage feedback positive Non inverting input (+)	Input			
Exposed pad	EP	Exposed pad Used only for heat dissipation Connect to pin 9 (GND)	-			



3 General product characteristics

3 General product characteristics

3.1 Absolute maximum ratings

Table 2Absolute maximum ratings

 $T_{\rm J}$ = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Not subject to production test, specified by design

Parameter	Symbol		Values		Unit	Note or condition	P- Number
		Min.	Тур.	Max.			
Power supply input voltage	V _{IN}	-0.3	-	60	V	-	PRQ-31
Voltage at pin SET	V _{SET}	-0.3	-	5.5	V	-	PRQ-44
Voltage at pin DC/PWMI	V _{DC/PWMI}	-0.3	-	60	V	-	PRQ-32
Voltage at pin FBH	V _{FBH}	-1	-	75	V	-	PRQ-33
Voltage at pin FBL	V _{FBL}	-1	-	75	V	-	PRQ-34
Differential input voltage	V _{REF(MAX)}	-75	-	75	V	V _{REF(MAX)} = V _{FBH} -V _{FBL} Differential signal (not referred to ground)	PRQ-35
Current at pin FBH, FBL	I _{FBH} , I _{FBL}	-7.5	-	7.5	mA	V _{FBH} - V _{FBL} = 150 mV	PRQ-36
Voltage at pin VFB	V _{FB}	-0.3	-	5.5	V	-	PRQ-37
Voltage at pin SWCS	V _{SWCS}	-0.3	_	0.3	V	-	PRQ-38
Voltage at pin SWO	V _{SWO}	-0.3	-	5.5	V	-	PRQ-39
Voltage at pin FPWM/ FAULT	V _{FPWM/FAULT}	-0.3	-	5.5	V	-	PRQ-40
Voltage at pin COMP	V _{COMP}	-0.3	-	5.5	V	-	PRQ-41
Voltage at pin FREQ/ SYNC/SPREAD	V _{FREQ/SYNC}	-0.3	-	5.5	V	-	PRQ-42
Voltage at pin PWMO	V _{PWMO}	-0.3	-	75	V	-	PRQ-43
PMOS output voltage	V _{PMOS}	-1	-	10	V	V _{PMOS} = V _{FBH} - V _{PWMO} Differential signal (Not referred to ground)	PRQ-579
Voltage at pin IVCC	V _{IVCC}	-0.3	-	5.5	V	-	PRQ-45
Temperature						•	
Junction temperature	TJ	-40	-	150	°C	-	PRQ-46
Storage temperature	T _{stg}	-40	-	150	°C	-	PRQ-47
ESD susceptibility							



3 General product characteristics

Table 2 (continued) Absolute maximum ratings

 $T_{\rm J}$ = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Not subject to production test, specified by design

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.	_		Number
ESD susceptibility	V _{ESD_HBM}	-2	-	2	kV	HBM: ESD susceptibility, Human Body Model "HBM" according to AEC Q100-002	PRQ-48
ESD susceptibility inner pins	V _{ESD_CDM}	-0.5	-	0.5	kV	CDM: ESD susceptibility, Charged Device Model "CDM" according to AEC Q100-011	PRQ-49
ESD susceptibility corner pins	V _{ESD_CDM_CR}	-0.75	-	0.75	kV	CDM: ESD susceptibility, Charged Device Model "CDM" according to AEC Q100-011	PRQ-50

Attention:

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the datasheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for repetitive operation.

3.2 Functional range

Table 3 Functional range

 $T_{\rm J}$ = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Extended power supply input voltage range	V _{IN_EXT}	4.5	-	58	V	1) Parameter deviations possible	PRQ-51
Power supply input voltage operating range	V _{IN_OP}	8	-	36	V	-	PRQ-52
Operating voltage at pin FBH	V _{FBH_OP}	0	-	70	V	-	PRQ-581

(table continues...) Datasheet



3 General product characteristics

Table 3(continued) Functional range

 $T_{\rm J}$ = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or condition	P-
		Min.	Тур.	Max.	_		Number
Operating voltage at pin FBL	V _{FBL_OP}	-0.3	-	70	V	-	PRQ-53
Switching frequency adjustment range	f _{SWO}	100	-	500	kHz	-	PRQ-85
Synchronization low frequency capture range	f _{FREQ/SYNC/} SPREAD(LF)	100	-	500	kHz	-	PRQ-90
Synchronization high frequency capture range	f _{FREQ/SYNC/} SPREAD(HF)	2	-	2.4	MHz	-	PRQ-132
PWMO frequency range	f _{PWMO}	150	-	750	Hz	-	PRQ-113

1) Not subject to production test, specified by design

Attention: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

3.3 Thermal resistance

Table 4Thermal resistance

Not subject to production test, specified by design

Parameter	Symbol		Values			Note or condition	P-
		Min.	Тур.	Max.			Number
Junction to case	R _{thJC}	-	20.9	-	K/W	1)	PRQ-54
Junction to ambient	R _{thJA}	-	57.2	-	K/W	²⁾ 2s2p	PRQ-55
Junction to ambient	R _{thJA}	-	73.2	-	K/W	²⁾ 1s0p + 600 mm ²	PRQ-56
Junction to ambient	R _{thJA}	-	85.5	-	K/W	²⁾ 1s0p + 300 mm ²	PRQ-57

1) Specified R_{thJC} value is simulated at natural convection on a cold plate setup (all pins and exposed pads are fixed to ambient temperature) $T_{\text{A}} = 25^{\circ}\text{C}$ dissipates 1 W

2) Specified R_{thJA} value is according JEDEC 2s2p (JESD 51-7) + (JESD 51-5) and JEDEC 1s0p (JESD 51-3) + heatsink area at natural convection on FR4 board. The device was simulated on 76.2 x 114.3 x 1.5 mm board. The 2s2p board has 2 outer copper layers (2 x 70 µm Cu) and 2 inner copper layer (2 x 35 µm Cu). A thermal via (diameter = 0.3 mm and 25 µm plating) array was applied under the exposed pad and connected the top layer and the inner layers to bottom layers of JEDEC PCB. T_A = 25°C; IC dissipates 1 W

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For further information visit https://www.jedec.org



4 Switching regulator

TLD6098-1EP implements a regulator suitable for Boost-to-ground, Boost-to-battery, Buck-to-battery, SEPIC, Flyback and Cuk configurations.

The device has two distinct control loops:

- A current control loop (always enabled)
- A voltage control loop (optional)

If the voltage loop is enabled the device regulates the output current as long as the feedback voltage on the VFB pin is below the VFB voltage mode ON threshold ($V_{VFB_VM(ON)}$). The voltage control loop takes over and regulates the output voltage once the VFB reference voltage V_{VFB_REF} is reached.

The controller generates a PWM signal by sensing the inductor peak current and the output of the internal error amplifier. The control signal is applied to the internal gate driver connected to SWO pin to drive the external n-channel MOSFET

4.1 Soft start

The soft start routine has 2 functionalities:

- Limiting the input current and output overshoot
- Guaranteeing that the system output reaches the target value in a reasonable time even when being operated in PWM dimming with low duty cycles

The first rising edge on DC/PWMI pin or the first cycle of the embedded PWM engine enables the soft start routine.

It is then performed in the following cases:

- At start-up
- After an overvoltage on FBH pin
- After an overvoltage on VFB pin
- After an overtemperature fault
- After an undervoltage on IVCC pin

The soft start is applied after a short to ground fault and retriggered every *t*_{FAULT} in case of continuous presence of the fault.

The operation of the soft start is conditioned by the analog output adjustment.

During the soft start the switching regulator adjusts the PWM signal to make the voltage between FBH and FBL evolve from 0 to $V_{\text{REF}(100\%)}$ in t_{SS} time. The evolution is performed in 15 steps if the analog adjustment is not applied, otherwise the intended steady-state is reached before the soft start ends.

An ON time extension of the PWM dimming pulses is applied to ensure a reasonable power-up time when a low duty cycle dimming is applied.

LITIX[™] Power TLD6098-1EP Multitopology single-channel DC-DC controller



4 Switching regulator




Figure 4 Soft start timing diagram (the linear waveform of V_{VFBH}-V_{VFBL} is an example of possible scenario)

The ON time extension is triggered if :

• The applied PWM dimming signal (or the signal generated by the PWM engine) has an ON time shorter than t_{SS} during the soft start

and

 The voltage across FBH and FBL is lower than the reference voltage during PWM extension V_{PWM_EXT} at the end of the ON time of the PWM signal

The ON time extension lasts as long as the voltage across FBH and FBL reaches the V_{PWM_EXT}.

The $V_{\text{PWM}_{\text{EXT}}}$ is limited by the analog output adjustment down to a minimum reference voltage during ON time extension $V_{\text{PWM}_{\text{MIN}}}$.

For the first 3 steps of the V_{REF} signal, the $V_{\text{PWM}_\text{EXT}}$ is higher than V_{REF} .

If the reference voltage across FBH and FBL adjusted by analog adjustment feature is lower than the $V_{\text{PWM}_{MIN}}$ the ON time extension ends after t_{SS} .






Figure 5 V_{REF} and $V_{\text{PWM}_{\text{EXT}}}$ waveforms during the soft start routine without analog output adjustment




Figure 6 V_{REF} and $V_{\text{PWM}_{\text{EXT}}}$ waveforms during the soft start routine with analog output adjustment

If the ON time extension ends before t_{SS} elapsed, the ON time extension is retriggered in the following PWM cycle, in case the voltage between FBH and FBL is once again lower than V_{PWM_EXT}

When the ON time extension ends, the remaining part of the soft start is allowed to evolve during the following ON time of the PWM dimming signal. In this case the actual duration of soft start could be longer than *t*_{SS}.



4.2 Electrical characteristics

Table 5Electrical characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Regulator		i.					
VFB reference voltage (voltage loop)	V _{VFB_REF}	1.568	1.6	1.632	V	-	PRQ-142
Current loop reference voltage	V _{REF(100%)}	144.75	150	155.25	mV	Differential signal (not referred to ground) V _{REF} = V _{FBH} - V _{FBL} V _{SET} = 5 V	PRQ-66
Current loop reference voltage	V _{REF(40%)}	54.6	60	65.4	mV	1) Differential signal (not referred to ground) V _{SET} = 940 mV	PRQ-67
Current loop reference voltage	<i>V</i> _{REF(0%)}	-	-	10	mV	Differential signal (not referred to ground) V _{SET} = 100 mV	PRQ-68
Transconductance error amplifier voltage loop	g _{m1}	-	0.95	-	mS	1)	PRQ-600
Transconductance error amplifier current loop	g _{m2}	-	1.6	-	mS	1)	PRQ-463
Switch current limit threshold	V _{SWCS_TH}	80	100	120	mV	-	PRQ-69
Maximum duty cycle in adjust. freq. mode	D _{MAX}	91	-	-	%	$R_{\text{FREQ/SYNC/}}$	PRQ-70
Maximum duty cycle in low frequency sync mode	D _{MAX(LF)}	88	-	-	%	<i>f</i> _{SW} = 500 kHz	PRQ-71
Maximum duty cycle in high frequency sync mode	D _{MAX(HF)}	80	-	-	%	<i>f</i> _{SW} = 2.2 MHz	PRQ-289
Soft start time	t _{SS}	1.8	2	2.2	ms	1)	PRQ-72
Reference voltage during PWM extension	V _{PWM_EXT}	-	0.8* <i>V</i> _{RE} F1,2	-	V	1) V _{PWM_EXT} > V _{PWM_MIN}	PRQ-588
Minimum reference voltage during PWM extension	V _{PWM_MIN}	-	31.5	-	mV	1)	PRQ-589

(table continues...) Datasheet



Table 5 (continued) Electrical characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Input current at pin FBH	I _{FBH}	-	550	800	μΑ	V _{FBH} - V _{FBL} = 0.15 V V _{FBH} = 60 V	PRQ-73
Input current at pin FBL	/ _{FBL}	-	50	70	μΑ	V _{FBH} - V _{FBL} = 0.15 V V _{FBH} = 60 V	PRQ-74
Input current at pin FBH	I _{FBH}	_	50	70	μΑ	V _{FBH} - V _{FBL} = 0.15 V V _{FBL} = 0 V Current flows out of pin	PRQ-75
Input current at pin FBL	I _{FBL}	_	50	70	μA	V _{FBH} - V _{FBL} = 0.15 V V _{FBL} = 0 V Current flows out of pin	PRQ-76
Threshold voltage high side sensing	V _{FBH_HSS}	_	2.55	2.8	V	1) V _{FBH} increasing	PRQ-267
Threshold voltage low side sensing	V _{FBH_LSS}	2.1	2.3	-	V	1) V _{FBH} decreasing	PRQ-268
Power supply undervoltage shutdown	V _{IN(OFF)}	2.5	-	4.5	V	V _{IN} decreasing	PRQ-77
Power supply minimum startup voltage	V _{IN(ON)}	-	-	5.5	V	V _{IN} increasing	PRQ-78
Power supply current consumption	/ _{IN}	-	5	8	mA	$V_{DC/PWMI} = 0 V$ $V_{SET} = V_{IVCC}$ $R_{FREQ/SYNC/SPREAD} =$ $33 k\Omega$ $R_{FPWM/FAULT} = 57 k\Omega$ no faults detected	PRQ-426

Gate driver for external switch

	1 _{SWO}	L L	-	-	A	1)	PRQ-79
output current						V _{SWO} increasing 1 V to 4 V	
						Current flows out of pin	

(table continues...)

Datasheet



Table 5(continued) Electrical characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Gate driver peak output current	I _{SWO}	1	-	-	A	1) V _{SWO} decreasing 4 V to 1 V	PRQ-80
Gate driver output rise time	t _{R_SWO}	-	-	20	ns	1) $C_{L_{SWO}} = 3.3 \text{ nF}$ V_{SWO} increasing 1 V to 4 V	PRQ-81
Gate driver output fall time	t _{F_SWO}	-	-	20	ns	1) $C_{L_{SWO}} = 3.3 \text{ nF}$ V_{SWO} decreasing 4 V to 1 V	PRQ-82
Gate driver high side resistance	R _{SWO_HS}	-	1	3	Ω	1) / _{SWO} = -10 mA	PRQ-83
Gate driver low side resistance	R _{SWO_LS}	-	1	3	Ω	1) / _{SWO} = 10 mA	PRQ-196

1) Not subject to production test, specified by design



5 Linear regulator

5 Linear regulator

The device incorporates a linear regulator to generate a 5 V output used to supply the internal gate drivers and, through IVCC pin, other auxiliary devices on the PCB (for example a microcontroller and resistor dividers).

The maximum output current of the linear regulator is limited to the IVCC output current limit I_{IVCC} .

If the load on IVCC (gate drivers plus connected devices on PCB) draws more than *I*_{IVCC} the linear regulator output voltage decreases.

The linear regulator starts to deliver current to IVCC pin when the input voltage V_{IN} goes above the power supply minimum start up voltage $V_{IN (ON)}$ for a time longer than IVCC start time t_{ST}

A low ESR capacitor has to be connected from IVCC to ground (C_{IVCC} in the figure) to stabilize the output voltage of the linear regulator.

The ESR of the capacitor C_{IVCC} has to be lower than IVCC buffer capacitor ESR R_{IVCC(ESR)}.




Figure 7 Block diagram of the linear regulator

5.1 Undervoltage protection for the external switching MOSFET

During the ON time of the switching PWM signal, the gate driver has to bias the switching NMOS in deep ohmic region to avoid the overheating of the MOSFET itself during the conduction time. This is ensured by choosing a logic level MOSFET with a maximum threshold voltage lower than IVCC undervoltage switch-off threshold $V_{IVCC_TH_D}$.

TLD6098-1EP has an integrated undervoltage reset threshold circuit to disable the gate driver if the V_{IVCC} drops below the $V_{IVCC_TH_D}$. The gate driver is then enabled again when the V_{IVCC} goes above the IVCC undervoltage switch-on threshold $V_{IVCC_TH_I}$.



5 Linear regulator




Figure 8 Thresholds and timing diagram related to the linear regulator

5.2 Electrical characteristics

Table 6Electrical characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or condition	P- Number
		Min.	Тур.	Max.			
IVCC output voltage	V _{IVCC}	4.85	5	5.15	V	$8 V \le V_{\rm IN} \le 36 V; 0.1 \text{ mA}$ $\le I_{\rm IVCC} \le 40 \text{ mA}$	PRQ-58
IVCC output current limit	/ _{IVCC}	51	-	100	mA	8 V < V _{IN} < 13.5 V; V _{IVCC} < 4.5 V; Current flows out of pin	PRQ-59
IVCC dropout voltage	V _{IVCC_DV}	-	-	0.5	V	V _{IN} = 5 V; I _{IVCC} < 20 mA	PRQ-60
IVCC start time	t _{ST}	-	-	300	μs	1) V _{IN} slew rate higher than 1 V/10 μs	PRQ-285
IVCC buffer capacitor	C _{IVCC}	1	4.7	10	μF	1) If embedded PWM engine is used, 4.7 μF has to be chosen as a minimum	PRQ-61

(table continues...) Datasheet



5 Linear regulator

Table 6(continued) Electrical characteristics

 $V_{\rm IN}$ = 8 V to 36 V; $T_{\rm J}$ = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol		Values			Note or condition	P-
		Min.	Тур.	Max.			Number
IVCC buffer capacitor ESR	R _{IVCC(ESR)}	-	-	0.2	Ω	1) Maximum value given for regulator stability	PRQ-62
IVCC undervoltage switch-off threshold	V _{IVCC_TH_D}	3.6	-	4.0	V	V _{IVCC} decreasing	PRQ-64
IVCC undervoltage switch-on threshold	V _{IVCC_TH_I}	-	-	4.5	V	V _{IVCC} increasing	PRQ-65

1) Not subject to production test, specified by design

Attention: Select external switching MOSFET with worst case threshold voltage $V_{GS(th)}$ lower than minimum $V_{IVCC_TH_D}$



6

Switching frequency setup and synchronization

The DC-DC switching frequency is adjusted by a resistor placed from FREQ/SYNC/SPREAD pin to ground or by providing to this pin a digital clock. The device incorporates also a spread spectrum modulator to reduce the design effort to fulfill the EMI compliance.

By using a resistor, the switching frequency of the regulator is adjusted in the switching frequency adjustment range f_{SWO} .

If an external clock is provided, the device accepts a digital clock in these two working windows:

- Synchronization low frequency capture range *f*_{FREQ/SYNC/SPREAD(LF)} (low frequency synchronization mode)
- Synchronization high frequency capture range *f*_{FREO/SYNC/SPREAD(HF)} (high frequency synchronization mode)

Outside these ranges, the device does not recognize a valid clock and then the behavior of the regulator can be out of specification.




Figure 9

Diagram of switching frequency adjustment and synchronization blocks

6.1 Switching frequency setup with external resistor

The resistor placed on FREQ/SYNC/SPREAD pin adjusts the frequency of the DC-DC and enables or disables the spread spectrum modulator.


The relationship between the biasing resistor and switching frequency with spread spectrum activated is

$$f_{SW} = \frac{1}{\left(1 \cdot 11 \cdot 10^{-9} \cdot R_{FREQ/SYNC/SPREAD}\right)} \tag{1}$$

The relationship between the biasing resistor and the switching frequency with the spread spectrum not active is

$$f_{SW} = \frac{1}{\left(1.11 \cdot 10^{-10} \cdot R_{FREQ/SYNC/SPREAD}\right)} \tag{2}$$







6.1.1 Electrical characteristics

Table 7Electrical characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Switching frequency	f _{SWO_SSM(OFF)}	288	333	378	kHz	$R_{\rm FREQ/SYNC/SPREAD} =$ 27 k Ω	PRQ-277
FREQ/SYNC/SPREAD output current	I _{FREQ/SYNC/} SPREAD	-	-	3	mA	V _{FREQ/SYNC/SPREAD} = 0 V Current flowing out of pin	PRQ-86
FREQ/SYNC/SPREAD output voltage	V _{FREQ/SYNC/} SPREAD_SSM(OFF)	0.72	0.8	0.88	V	$\frac{R_{\text{FREQ/SYNC/SPREAD}}}{27 \text{ k}\Omega} =$	PRQ-87


6.1.2 Spread Spectrum

The spread spectrum modulation technique significantly reduces the electromagnetic harmonics emission at the lower frequency range of the spectrum (f < 30 MHz).

This technique is enabled by changing the switching frequency over the time. The final result is the movement over a broad band of the energy associated with the peaks of the electromagnetic harmonics emission.

The switching frequency is modulated with a triangular shape digitalized in 7 steps equally distributed over the entire frequency span (2 times the frequency deviation f_{DEV}).







6.1.2.1 Electrical characteristics

Table 8Electrical characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Symbol	Values			Unit	Note or condition	P-
	Min.	Тур.	Max.	_		Number
f _{SWO_SSM(ON)}	288	333	378	kHz	1) $R_{\text{FREQ/SYNC/SPREAD}} = 2.7 \text{ k}\Omega$	PRQ-84
f _{FM}	13.5	15	16.5	kHz	1) 1.8 k $\Omega \le R_{FREQ/SYNC/SPREAD} \le 9 k\Omega$	PRQ-88
f _{DEV}	0.09*f _S wo	0.15*f _S wo	-	kHz	1) 1.8 k $\Omega \le R_{FREQ/SYNC/SPREAD} \le 9 k\Omega$	PRQ-89
V _{FREQ/SYNC/} SPREAD_SSM(ON)	0.72	0.8	0.88	V	$\frac{R_{\text{FREQ/SYNC/SPREAD}}}{2.7 \text{ k}\Omega} =$	PRQ-385
	f _{SWO_SSM(ON)} f _{FM} f _{DEV} V _{FREQ/SYNC/}	Min. f _{SWO_SSM(ON)} 288 f _{FM} 13.5 f _{DEV} 0.09*f _S wo V _{FREQ/SYNC/} 0.72	Min. Typ. f _{SWO_SSM(ON)} 288 333 f _{FM} 13.5 15 f _{DEV} 0.09*f _S wo 0.15*f _S wo V _{FREQ/SYNC/} 0.72 0.8	Min.Typ.Max. $f_{SWO_SSM(ON)}$ 288333378 f_{FM} 13.51516.5 f_{FM} 0.09* f_S WO0.15* f_S WO- $V_{FREQ/SYNC/}$ 0.720.80.88	Min. Typ. Max. $f_{SWO_SSM(ON)}$ 288 333 378 kHz f_{FM} 13.5 15 16.5 kHz f_{DEV} 0.09^*f_S wo 0.15^*f_S wo - kHz $V_{FREQ/SYNC/}$ 0.72 0.8 0.88 V	Min. Typ. Max. $f_{SWO_SSM(ON)}$ 288 333 378 kHz 1) $f_{SWO_SSM(ON)}$ 288 333 378 kHz 1) f_{FM} 13.5 15 16.5 kHz 1) f_{FM} 0.09* f_S 0.15* f_S - kHz 1) f_{DEV} 0.09* f_S 0.15* f_S - kHz 1) f_{DEV} 0.72 0.8 0.88 V $R_{FREQ/SYNC/SPREAD} = 0.710$



6.2 Synchronization with external clock (low frequency mode)

The switching frequency is synchronized with an external clock source applied on FREQ/SYNC/SPREAD pin if the frequency is in the synchronization low frequency capture range $f_{\text{FREQ/SYNC/SPREAD(LF)}}$ and the duty cycle is in the synchronization input duty cycle range $DC_{\text{FREQ/SYNC/SPREAD}}$.

The device detects the external clock source if the voltage on FREQ/SYNC/SPREAD exceeds the two thresholds:

- The synchronization input high voltage $V_{\text{FREQ/SYNC/SPREAD(H)}}$ during the positive pulse,
- The synchronization input low voltage V_{FREQ/SYNC/SPREAD(L)} during the negative pulse.




Figure 12Timing diagram when synchronization mode is enabled

6.2.1 Electrical characteristics

Table 9Electrical characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Synchronization input high voltage	V _{FREQ/SYNC/} SPREAD(H)	3.0	-	-	V	-	PRQ-91
Synchronization input low voltage	V _{FREQ/SYNC/} SPREAD(L)	-	-	0.8	V	-	PRQ-92
Synchronization input duty cycle range	DC _{FREQ/SYNC/} SPREAD	40	-	60	%	1)	PRQ-94

1) Not subject to production test, specified by design

6.3 Synchronization with external clock (high frequency range)

High switching frequency enables a system cost down due to reduced value for the reactive components. The high frequency synchronization is enabled if the input clock is in the synchronization high frequency capture range $f_{\text{FREQ/SYNC/SPREAD(HF)}}$.

Voltage threshold levels on FREQ/SYNC/SPREAD pin are the same as in the low frequency synchronization mode.



7 Analog output adjustment

7 Analog output adjustment

The device adjusts the reference voltage V_{REF} across FBH and FBL pins (thus adjusting the output current) by monitoring the analog voltage on SET pin (V_{SET}).

The SWO NMOS gate driver is disabled if the voltage applied on the SET pin is lower than SET input voltage no switching activity $V_{\text{SET}(\text{NOSW})}$.

The SET pin has to be connected to a voltage higher than $V_{\text{SET}(100\%)}$ (e.g. connecting SET pin to IVCC pin) to exclude the output current adjustment feature.




Figure 13 Relationship between V_{SET} and reference voltage V_{REF}

The SET pin can also be wired to an external thermistor (usually mounted on the LED module) to perform a thermal protection.

7.1 Electrical characteristics

Table 10Electrical characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol		Values			Note or condition	P-
		Min.	Тур.	Max.			Number
SET input voltage 100%	V _{SET(100%)}	-	2.2	-	V	1)	PRQ-95
SET input voltage 40%	V _{SET(40%)}	_	940	-	mV	1)	PRQ-429
SET input voltage 0%	V _{SET(0%)}	_	100	-	mV	1)	PRQ-428
SET input voltage no switching activity	V _{SET(NOSW)}	-	-	50	mV	-	PRQ-368

1) Not subject to production test, specified by design



8 Dimming functions

The TLD6098-1EP offers a dimming input for pulse width modulating (PWM) the output current.

This modulation is beneficial to reduce the average current at output (and then the brightness of the LEDs), without showing color shift on the light produced by the LEDs.

The output current modulation is operated by the device as function of the voltage on DC/PWMI pin

- A digital clock signal imposes the duty cycle and the frequency
- An analog voltage is translated to a duty cycle and the frequency is adjusted with a resistor on FPWM/ FAULT pin.

Different voltage levels on DC/PWMI pin activates different functions, as described below:

- If the voltage is higher than DC/PWMI input voltage high threshold $V_{\rm DC/PWMI(ON)}$ the dimming duty cycle is set to 100%
- If the voltage is in between the two digital thresholds (V_{DC/PWMI(100%)} and V_{DC/PWMI(0%)}), the embedded PWM dimming function is activated
- If the voltage is lower than DC/PWMI input voltage low threshold V_{DC/PWMI(OFF)} the dimming duty cycle is 0%

When a dimming function is activated, the PWM signal controls the switching regulator gate driver and the PMOS gate driver

To allow fast transitions of the dimming PMOS even at low output voltage, the positive power supply of the PWMO gate driver is connected to FBH pin if its voltage V_{FBH} is higher than V_{IVCC} , otherwise the gate driver is supplied by the IVCC pin.

During the ON state of the PWM dimming, the PMOS is biased with a PWMO output voltage ON state $V_{PWMO,ON}$ (minimum $V_{PWMO,ON}$ cannot go below 0 V).

8.1 Electrical characteristics

Table 11 Electrical characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or condition	P- Number
		Min.	Тур.	Max.			
PWMO peak output current	I _{PWMO}	2	5	-	mA	1) $V_{FBH} = 14V$ V_{PWMO} increasing $V_{PWMO(ON)} + 0.5 V$ to $V_{PWMO(ON)} + 3.5 V$ $C_{L,PWMO} = 3.3 nF$ current flows out of pin	PRQ-102
PWMO peak output current	I _{PWMO}	2	5	-	mA	1) $V_{FBH} = 14V$ V_{PWMO} decreasing $V_{PWMO(OFF)}$ - 0.5 V to $V_{PWMO(OFF)}$ - 3.5 V $C_{L,PWMO} = 3.3 \text{ nF}$	

(table continues...)



Table 11 (continued) Electrical characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
PWMO gate driver output rise time	t _{R_PWMO}	-	2	6	μs	1)	PRQ-104
						$V_{FBH} = 14V$ $V_{PWMO} \text{ increasing}$ $V_{PWMO(ON)} + 0.5 V \text{ to}$ $V_{PWMO(ON)} + 3.5 V$	
						$C_{L,PWMO} = 3.3 \text{ nF}$	
PWMO gate driver output fall time	t _{F_PWMO}	-	2	6	μs	1) V _{FBH} = 14 V	PRQ-105
						V _{PWMO} decreasing V _{PWMO(OFF)} - 0.5 V to V _{PWMO(OFF)} - 3.5 V	
						$C_{\rm PWMO}$ = 3.3 nF	
PWMO output voltage ON state	V _{PWMO(ON)}	-	V _{FBH} - 6.5	V _{FBH} - 5	V	1) V _{FBH} > 7.5 V	PRQ-106
PWMO output voltage OFF state	V _{PWMO(OFF)}	_	V _{FBH}	-	V	1) V _{FBH} = 14 V	PRQ-107

1) Not subject to production test, specified by design

8.2 Digital PWM dimming

The TLD6098-1EP has a dedicated input pin to modulate the average current in a LED string with a digital pattern.

The device recognizes a digital PWM dimming signal on DC/PWMI pin if:

- The minimum voltage on DC/PWMI is lower than V_{DC/PWMI(OFF)}
- The maximum voltage on DC/PWMI is higher than V_{DC/PWMI(ON)}
- The maximum frequency on DC/PWMI is less than 1 kHz
- No faults are detected

If a valid pattern is recognized and the $V_{DC/PWMI}$ is higher than $V_{DC/PWMI(ON)}$ the NMOS gate driver is enabled and the voltage of PWMO pin is $V_{PWMO(ON)}$; else the NMOS gate driver is disabled and the voltage of PWMO pin is $V_{PWMO(OFF)}$



8.2.1 Electrical characteristics

Table 12Electrical Characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
DC/PWMI input voltage high threshold	V _{DC/PWMI(ON)}	4.0	-	-	V	-	PRQ-97
DC/PWMI input voltage low threshold	V _{DC/PWMI(OFF)}	-	-	0.8	V	-	PRQ-98
DC/PWMI input current	I _{DC/PWMI}	-	-	200	μA	$V_{\rm DC/PWMI} = V_{\rm IN}$	PRQ-99
DC/PWMI input current	I _{DC/PWMI}	-	-	1	μΑ	$V_{\rm DC/PWMI} = 0.8 V$	PRQ-100
DC/PWMI minimum ON time	t _{DC/PWMI(ON)}	6	-	-	μs	-	PRQ-101

8.3 Embedded PWM engine

The embedded PWM engine helps to reduce the color shift when a LED string is dimmed down without using timer or microcontroller. It generates a pulse width modulation (PWM) adjustable in frequency and duty cycle. A possible application is the daytime running light dimmed down to position light without using microcontroller or timer.

The embedded PWM dimming function is enabled if the voltage on DC/PWMI pin is in between DC/PWMI input voltage 0% dimming $V_{\rm DC/PWM_{-}0\%}$ and DC/PWMI input voltage 100% dimming $V_{\rm DC/PWM_{-}100\%}$.

This voltage is translated in the duty cycle of the PWM signal with DC/PWMI duty cycle resolution $n_{\text{DC/PWMI}}$.




Figure 14 Relationship between V_{DC/PWMI} and dimming duty cycle

If the embedded PWM dimming function is enabled, the behavior of PWMO pin is the following:

 The PWMO voltage switches between PWMO output voltage ON state V_{PWMO(ON)} and PWMO output voltage OFF state V_{PWMO(OFF)}

LITIX[™] Power TLD6098-1EP Multitopology single-channel DC-DC controller



8 Dimming functions

- The PWMO switching frequency depends on the resistor value placed on FPWM/FAULT pin
- The PWM duty cycle is linearly adjusted with the voltage on DC/PWMI pin

Any faults disables the embedded PWM engine and forces the voltage on PWMO pin to $V_{PWMO(OFF)}$. The resistor connected on FPWM/FAULT is used to:

- Adjust the frequency of the embedded PWM engine
- Enable two different reactions on FPWM/FAULT pin during the fault report
- Enable or disable the voltage control loop

If the resistor on FPWM/FAULT pin is in FPWM/FAULT high resistor range $R_{\text{FPWM/FAULT(H)}}$ the device has the following behavior:

- The frequency of PWM engine is adjusted in *f*_{PWMO} range
- In case a fault is detected, it is reported on FPWM/FAULT pin with proper duty cycle
- The voltage loop is disabled and the overvoltage is detected with a comparator (detailed information are described in Protection and fault management chapter)

While if resistor on FPWM/FAULT pin is in FPWM/FAULT low resistor range R_{FPWM/FAULT(L)}

- The frequency of PWM engine is adjusted in *f*_{PWMO} range
- The faults are reported on FPWM/FAULT1,2 pin without a specific indication
- Voltage regulation loop is enabled and concurrent to current regulation loop

The frequency of embedded PWM generator can be calculated by:

$$f_{PWMO_HR} = \frac{1}{\left(7.4 \cdot 10^{-8} \cdot R_{FPWM/FAULT}\right)} \tag{3}$$

for resistor R_{FPWM/FAULT(H)} range

$$f_{PWMO_LR} = \frac{1}{\left(7.4 \cdot 10^{-7} \cdot R_{FPWM/FAULT}\right)}$$
(4)

for resistor *R*_{FPWM/FAULT(L)} range.

LITIX[™] Power TLD6098-1EP Multitopology single-channel DC-DC controller



8 Dimming functions




Figure 15 Relationship between *R*_{FPWM/FAULT} and the frequency of PWMO

The table below summarizes the differences between two resistor sets on FPWM/FAULT pin

	R _{FPWM/FAULT(H)}	R _{FPWM/FAULT(L)}								
Fault report	Each fault reported with a dedicated duty cycle on FPWM/FAULT	The faults are reported by raising the voltage on FPWM/FAULT pin until the faulty status is removed								
Voltage loop	Disabled	Enabled								

Table 13Resistor differences on fault pin



8.3.1 Electrical characteristics

Table 14Electrical characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
DC/PWMI input voltage 0% dimming	V _{DC/PWMI(0%)}	0.965	1	1.035	V	$V_{\rm IVCC} = 5 V$	PRQ-110
DC/PWMI input voltage 100% dimming	V _{DC/PWMI} (100%)	3.53	3.6	3.67	V	$V_{\rm IVCC} = 5 \rm V$	PRQ-111
DC/PWMI equivalent pull down resistor	R _{DC/PWMI}	1.5	2.5	3.5	MΩ	<i>V</i> _{DC/PWMI} = 4 V 1)	PRQ-433
PWMO duty cycle	DC _{PWMO}	8	10	12	%	$V_{\rm PWMI}$ = 1.26 V $V_{\rm IVCC}$ = 5 V	PRQ-112
FPWM/FAULT reference voltage	V _{FPWM/} FAULT(REF)	0.72	0.8	0.88	V	-	PRQ-114
FPWM/FAULT output current	I _{FPWM/FAULT}	-	-	3	mA	$V_{\text{FPWM/FAULT}} = 0 \text{ V}$	PRQ-115
PWMO dimming frequency	f _{PWMO}	315	345	375	Hz	$R_{\rm FPWM/FAULT} = 3.92 \ \rm k\Omega$	PRQ-116
PWMO dimming frequency	f _{PWMO}	315	345	375	Hz	$R_{\rm FPWM/FAULT} = 39.2 \ \rm k\Omega$	PRQ-370
DC/PWMI duty cycle resolution	n _{DC/PWMI}	-	10	-	bit	1)	PRQ-313
FPWM/FAULT high range resistor	R _{FPWM/FAULT(H)}	18	-	90	kΩ	1)	PRQ-590
FPWM/FAULT low range resistor	R _{FPWM/FAULT(L)}	1.8	-	9	kΩ	1)	PRQ-591

1) Not subject to production test, specified by design



9 Protections and fault management

The fault conditions are identified by checking the status of PWMO, IVCC and FPWM/FAULT pins. The device disables the gate driver and reports fault on FPWM/FAULT pin if the following faults are detected:

- Short to ground
- Overvoltage on VFB pin
- Overtemperature
- Overvoltage on FBH pin
- Overcurrent

The faults are reported by raising the voltage on FPWM/FAULT pin to $V_{\text{FPWM/FAULT(FAULT)}}$.

The output waveform of the fault reporting depends on the resistor connected to FPWM/FAULT pin.

The status of FPWM/FAULT pin can be monitored by a microcontroller. In this case a series resistor (10 k Ω minimum) has to be used between FPWM/FAULT and the input pin of the microcontroller.

The PWMO gate driver biases the PMOS in OFF state to disconnect the load from the DC-DC output during:

- Overvoltage on VFB pin,
- Overvoltage on FBH pin
- Overtemperature
- Overcurrent

During a short to ground, the PMOS is biased in OFF state during the t_{S2G} and it is biased in ON state every t_{FAULT} for a (t_{SS}) to detect if the fault has been removed.

9.1 Electrical characteristics

Table 15Electrical characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or condition	P- Number
		Min.	Тур.	Max.			
FPWM/FAULT output voltage with fault	V _{FPWM/} FAULT(FAULT)	4	-	-	V	1)	PRQ-117
Fault period	t _{FAULT}	9	10	11	ms	1)	PRQ-133

1) Not subject to production test, specify by design

9.2 Short to ground

The short to ground detection feature protects the LED driver from an excess of current during a short circuit.

This fault is detected if the voltage of VFB pin is lower than short to ground voltage threshold $V_{FB_{S2G}}$ for a time longer than short to ground reaction time $t_{S2G_{RT}}$.

After a fault time with short to ground t_{S2G} a soft start routine is triggered. The fault is released if the voltage on VFB pin is higher than ($V_{FB_S2G}+V_{FB_S2G_HYST}$) at the end of the soft start.

During soft-start routine, the short to ground detection is disabled and the voltage of FPWM/FAULT pin is kept at $V_{\text{FPWM/FAULT(REF)}}$.

The reaction to short to ground is:

- **1.** The voltage on FPWM/FAULT pin is raised to $V_{\text{FPWM/FAULT}(\text{FAULT})}$ for t_{S2G} time
- **2.** After a t_{S2G} time the soft-start routine is performed
- 3. At the end of soft-start routine, the check on the voltage V_{VFB} is redone

Datasheet

LITIX[™] Power TLD6098-1EP Multitopology single-channel DC-DC controller



9 Protections and fault management

If the fault is still present, the procedure is repeated, otherwise the driver restarts. This routine is valid whatever resistor used on FPWM/FAULT pin.




Figure 16 Timing diagram during short to ground detection

A short to ground event simultaneous with an overcurrent event is detected once even the voltage on DC/PWMI pin is lower than $V_{\text{DC/PWMI(OFF)}}$.

In all the other cases, the short to ground is not detected when the voltage on DC/PWMI pin is lower than $V_{\text{DC/PWMI(OFF)}}$.

9.2.1 Electrical characteristics

Table 16Electrical characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or condition	P- Number
		Min.	Тур.	Max.			
Fault time with short to ground	t _{S2G}	7.2	8	8.8	ms	1)	PRQ-134
Short to ground reaction time	t _{S2G_RT}	4	-	20	μs	-	PRQ-121
Short to ground voltage threshold	V _{FB_S2G}	93	100	107	mV	Voltage decreasing	PRQ-119
Short to ground voltage hysteresis	V _{FB_S2G_HYST}	-	5	10	mV	1)	PRQ-120

1) Not subject to production test, specified by design

9.3 Output overvoltage and voltage regulation

Based on the resistor used on FPWM/FAULT pin the device implements an overvoltage detection with a comparator or enabling a voltage regulation by using the internal voltage loop.



If the resistor connected to FPWM/FAULT pin is in the $R_{\text{FPWM/FAULT(H)}}$ range, the overvoltage comparator is enabled with VFB overvoltage threshold $V_{\text{VFB}_{OV}}$. The fault is detected when the VFB voltage is above this threshold.

The device reacts by:

- raising the V_{FPWM/FAULT} to V_{FPWM/FAULT} for a fault time with overvoltage t_{OVFB}
- disabling the NMOS gate driver for t_{FAULT}

after *t*_{FAULT} the voltage of VFB is rechecked and if it is still higher than (*V*_{VFB_OV} - *V*_{VFB_OV,HYS}) the routine is repeated, else the device restarts with a soft-start routine.




Figure 17 Timing diagram during overvoltage detection

The driver works as a voltage regulator with the voltage loop enabled if the resistor connected to FPWM/FAULT pin is in the $R_{\text{FPWM/FAULT}(L)}$ range.

The voltage loop is taking over the regulation when the voltage on VFB pin goes higher than $V_{\text{FB}_VM(ON)}$. At this time the voltage on FPWM/FAULT pin is raised to $V_{\text{FPWM/FAULT}(FAULT)}$.

On the other side, the device reports the voltage loop is ineffective when the voltage on VFB pin goes below $V_{\text{FB}_VM(\text{OFF})}$ by lowering the voltage on FPWM/FAULT pin to $V_{\text{FPWM/FAULT(REF)}}$.

The fault is detected even the voltage on DC/PWMI pin is lower than $V_{DC/PWMI(OFF)}$.






Figure 18 Timing diagram in voltage regulation

9.3.1 Electrical characteristics

Table 17Electrical characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
VFB overvoltage threshold	V _{VFB_OV}	1.568	1.6	1.632	V	Voltage increasing	PRQ-118
VFB overvoltage hysteresis	V _{VFB_OV_HYS}	180	200	220	mV	1)	PRQ-323
VFB input current	I _{VFB}	-1	-0.1	1	μA	V _{FB} = 1.6 V	PRQ-122
VFB Voltage mode ON threshold	V _{VFB_VM(ON)}	1.45	1.5	1.55	V	Voltage increasing	PRQ-376
VFB voltage mode OFF threshold	V _{VFB_VM(OFF)}	1.3	1.35	1.4	V	Voltage decreasing	PRQ-377
Fault time with overvoltage	t _{OVFB}	3.6	4	4.4	ms	1)	PRQ-135

1) Not subject to production test, specified by design

9.4 Overvoltage on FBH pin

The driver has a protection feature to prevent an excess voltage on FBH pin. The report of this fault depends on the resistor connected to FPWM/FAULT pin.



The device recognizes an overvoltage on FBH pin fault if the V_{FBH} is higher than FBH overvoltage high threshold $V_{\text{FBH}(H)}$ and the fault is released when it is below the FBH overvoltage low threshold $V_{\text{FBH}(L)}$.

With a resistor on FPWM/FAULT pin in $R_{\text{FPWM/FAULT(H)}}$ range the device reacts by:

- Disabling the NMOS gate driver
- Raising the voltage of FPWM/FAULT pin to V_{FPWM/FAULT(FAULT)} for t_{FBH} time
- After t_{FAULT} period, the device checks if V_{FBH} is still higher than V_{FBH(L)}




Figure 19 Timing diagram during overvoltage on FBH detection with *R*_{FPWM/FAULT(H)} used on FPWM/FAULT pin

With a resistor on FPWM/FAULT pin in $R_{\text{FPWM/FAULT}(L)}$ range the device reacts to the fault by:

- Disabling the NMOS gate driver
- Raising the voltage of FPWM/FAULT pin to V_{FPWM/FAULT(FAULT)}
- After t_{FAULT} period, the device checks if the voltage on FBH pin is still higher than V_{FBH(L)}






Figure 20 Timing diagram during overvoltage on FBH detection with *R*_{FPWM/FAULT(L)} used on FPWM/FAULT pin

When the fault disappears the device restarts with soft-start routine and lowers the voltage of FPWM/FAULT pin to $V_{\text{FPWM/FAULT(REF)}}$.

If the fault appears during the soft-start routine, it interrupts the soft-start for a *t*_{FAULT} time and then the routine restarts.

The fault is detected even when the voltage on DC/PWMI pin is lower than $V_{\text{DC/PWMI(OFF)}}$.

9.4.1 Electrical characteristics

Table 18Electrical characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.]		Number
FBH overvoltage upper threshold	V _{FBH(H)}	70	-	75	V	V _{FBH} increasing	PRQ-327
FBH overvoltage lower threshold	V _{FBH(L)}	65	-	-	V	V _{FBH} decreasing	PRQ-328
Fault time FBH	t _{FBH}	5.4	6	6.6	ms	1)	PRQ-329

1) Not subject to production test, specified by design



9 Protections and fault management

9.5 Output overcurrent

An output overcurrent event could damage the load if the current exceed the load specification. The output overcurrent detection increases the system reliability by reducing the load average current.

The output overcurrent is detected when voltage across FBH and FBL is higher than overcurrent detection threshold $V_{OC_{200\%}}$.

The device reacts in overcurrent detection time $t_{OC_{200\%}}$ by rising the voltage of PWMO pin to $V_{PWMO(OFF)}$ and disabling the NMOS gate driver.

The protection is released when the voltage across V_{FBH} - V_{FBL} drops below $V_{\text{OC}_{200\%}}$ - $V_{\text{OC}_{HYS}}$. At this time the NMOS gate driver is enabled again and the voltage of PWMO pin evolves as demanded by the dimming features.

A continuously re-triggering of the protection could cause an overheating of the PMOS. Then a timer records the period in which the device is in over current state. The fault reporting depends on the resistor used on FPWM/FAULT pin.

With a resistor on FPWM/FAULT pin in $R_{\text{FPWM/FAULT(H)}}$ range, the device reacts to an overcurrent by:

- Entering into the overcurrent state
- Disabling the NMOS gate driver and raises the voltage on PWMO pin to V_{PWMO(OFF)}
- As soon as $(V_{FBH} V_{FBL}) < (V_{OC 200\%} V_{OC HYS})$ the NMOS gate driver is enabled again
- PWMO pin is again controlled by the dimming feature
- Exiting from the overcurrent state

When the cumulative time in which the device is in overcurrent state reaches the overcurrent detection t_{OC} in a time window of $8^* t_{FAULT}$ the device:

- Raises the voltage of FPWM/FAULT pin at V_{FPWM/FAULT(FAULT)} for the overcurrent fault time t_{FBH-FBL} and then releases the voltage of FPWM/FAULT pin to V_{FPWM/FAULT(REF)} for (t_{FAULT} t_{FBH-FBL})
- Repeats this sequence 8 times




Figure 21

System behavior with *R*_{FPWM/FAULT(H)} during overcurrent detection with PMOS as dimming/protection element



9 Protections and fault management




Figure 22 System behavior with *R*_{FPWM/FAULT(H)} during overcurrent detection without PMOS as dimming/protection element

With a resistor on FPWM/FAULT pin in $R_{\text{FPWM/FAULT(L)}}$ range, the device reacts to an overcurrent by:

- Entering into the overcurrent state
- Disabling the NMOS gate driver and raises the voltage on PWMO pin to V_{PWMO(OFF)}
- As soon as (V_{FBH} V_{FBL}) < (V_{OC_200%} V_{OC_HYS}) the NMOS gate driver is enabled again
- PWMO pin is again controlled by the dimming feature
- Exiting from the overcurrent state

When the cumulative time in which the device is in overcurrent state reaches t_{OC} in a time window of $8^* t_{FAULT}$ the device:

 Raises the voltage of FPWM/FAULT pin at V_{FPWM/FAULT(FAULT)} for a time 8^{*}t_{FAULT} and then releases it to V_{FPWM/} FAULT(REF)

Datasheet



9 Protections and fault management




Figure 23

System behavior with *R*_{FPWM/FAULT(L)} during overcurrent detection with PMOS as dimming/protection element




Figure 24 System behavior *R*_{FPWM/FAULT(L)} during overcurrent detection without PMOS as dimming/protection element



9 Protections and fault management

During the overcurrent detection, the $t_{S2G_{RT}}$ filter time is bypassed. In case of simultaneous short to ground detection and overcurrent detection, the device reacts to short to ground failure, cumulating the time in which the device is in overcurrent state. When the cumulated time reaches the t_{OC} , in a time window of $8^* t_{FAULT}$, the overcurrent is detected.

The fault is detected even the voltage on DC/PWMI pin is lower than $V_{\text{DC/PWMI(OFF)}}$.

9.5.1 Electrical characteristics

Table 19Electrical characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.			Number
Overcurrent detection threshold	V _{OC_200%}	280	300	-	mV	V _{FBH} - V _{FBL} increasing	PRQ-531
Overcurrent detection hysteresis	V _{OC_HYS}	15	-	35	mV	1)	PRQ-532
Overcurrent detection time	t _{oc}	3.6	4	4.4	ms	1)	PRQ-533
Overcurrent fault time	t _{FBH-FBL}	1.8	2	2.2	ms	1)	PRQ-555
Reaction time during overcurrent detection	t _{OC_200%}	-	-	2	μs	1)	PRQ-538

1) Not subject to production test, specified by design

9.6 Overtemperature

Thermal shutdown is an internal feature designed to prevent the device destruction and it is not intended for continuous use in normal operation.

If the junction temperature reaches the overtemperature shutdown $T_{J(SD)}$, the integrated thermal shutdown function turns off the gate drivers and internal linear voltage regulator.

The junction temperature is checked each t_{FAULT} period, and when it is cooled down to $(T_{J(SD)}-T_{J(SD_{HYS})})$ the device will automatically restart with a soft-start.



9 Protections and fault management




Figure 25 Timing diagram during overtemperature protection

9.6.1 Electrical characteristics

Table 20Electrical characteristics

 V_{IN} = 8 V to 36 V; T_J = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-
		Min.	Тур.	Max.	1		Number
Overtemperature shutdown	T _{J(SD)}	160	175	190	°C	1)	PRQ-336
Overtemperature shutdown hysteresis	T _{J(SD_HYS)}	-	10	-	°C	1)	PRQ-337

1) Not subject to production test, specified by design



10 Application information

10 Application information

Note:

The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device




Figure 26

Boost to ground application schematic



10 Application information





Figure 27

Boost to battery application schematic

Datasheet




10 Application information





SEPIC application schematic





Cuk application schematic



10 Application information




Figure 30

Constant output voltage boost converter application schematic



11 Package






Figure 31 Package dimensions PG-TSDSO-14

Note: **Green product (RoHS compliant)** To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e. Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Further information on packages https://www.infineon.com/packages



12 Revision history

12 Revision history

Document version	Date of release	Description of changes		
Rev.1.10	2021-09-30	Editorial changesNew application schematics		
Rev.1.00	2021-04-16	Initial Datasheet		

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-09-30 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

Document reference IFX-ofx1632148946650

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.