|   |        |          |           |   |         |        | R  | EVISI | ONS  |     |          |                |               |       |               |            |        |      |     |
|---|--------|----------|-----------|---|---------|--------|----|-------|--|-----|----------|----------------|---------------|-------|---------------|------------|--------|------|-----|
| LTR   |        |          |           |   | DESCF   | RIPTIO | N  |       |  |     |          | DA             | TE (YF        | R-MO- | DA)           |            | APPR   | OVED | )   |
|   |        |          |           |   | DESCR   |        | 11 |       |  |     |          | DA             |               |       |               |            |        |      |     |
| REV   |        |          |           |   |         |        |    |       |  |     |          |                |               |       |               |            |        |      |     |
| SHEET   |        |          |           |   |         |        |    |       |  |     |          |                |               |       |               |            |        |      |     |
| REV   |        |          |           |   |         |        |    |       |  |     |          |                |               |       |               |            |        |      |     |
| SHEET   | 15     | 16       | 17        | 18  |         |        |    |       |  |     |          |                |               |       |               |            |        |      |     |
|   | ò      |          |           | REV<br>SUFFT  |         |        |    |       | 4  | r   | <u> </u> | ~              | 0             |       | 10            | 14         | 10     | 10   | 4.4 |
| UF SHEETS   |        |          |           | SHEEL   |         |        | 2  | 3     | 4  | э   | ю        | 1              | ŏ             | Э     | 10            | - 11       | 12     | 13   | 14  |
| STAN<br>MICRO   |        | D<br>UIT |           | Greg Ce<br>CHECK<br>Greg Ce   | ED BY   |        |    |       | DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990<br>http://www.landandmaritime.dla.mil |     |          |                |               |       |               |            |        |      |     |
| THIS DRAWING IS<br>AVAILABLE<br>FOR USE BY ALL<br>DEPARTMENTS<br>AND AGENCIES OF THE<br>DEPARTMENT OF DEFENSE |        |          | IE<br>NSE | APPROVED BY<br>Charles F. Saffle<br>DRAWING APPROVAL DATE<br>15-11-02 |         |        |    | Ē     | MIC<br>CH  | CRO | CIRC     | CUIT,<br>DC/E  | , HYE<br>DC C | BRID  | ), LIN<br>ERT | IEAR<br>ER | R, SIN | NGLE | Ξ   |
| AMS   | SC N/A | A        |           | REVISIO   | ON LEVI | ΞL     |    |       | SI   | ZE  | CA       | GE CC<br>67268 | DDE<br>B      |       | 59            | 62-        | 152    | 224  |     |
|   |        |          |           |   |         |        |    |       | SHE  | ET  |          | 1              | OF            | 18    |               |            |        |      |     |

DSCC FORM 2233 APR 97

5962-E530-15



1.1 <u>Scope</u>. This drawing documents five product assurance classes as defined in paragraph 1.2.3 and MIL-PRF-38534. A choice of case outlines and lead finishes which are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of radiation hardness assurance levels are reflected in the PIN.

1.2 PIN. The PIN shall be as shown in the following example:



1.2.1 <u>Radiation hardness assurance (RHA) designator</u>. RHA marked devices meet the MIL-PRF-38534 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

| Device type | Generic number | Circuit function                       |
|-------------|----------------|--|
| 01          | LSO2801R5S     | DC-DC Converter, 12 W, +1.5 V Output   |
| 02          | LSO2801R8S     | DC-DC Converter, 14.4 W, +1.8 V Output |
| 03          | LSO2802R5S     | DC-DC Converter, 20 W, +2.5 V Output   |
| 04          | LSO2803R3S     | DC-DC Converter, 25 W, +3.3 V Output   |
| 05          | LSO2805S       | DC-DC Converter, 20 W, +5 V Output     |
| 06          | LSO2812S       | DC-DC Converter, 30 W, +12 V Output    |
| 07          | LSO2815S       | DC-DC Converter, 30 W, +15 V Output    |

1.2.3 <u>Device class designator</u>. This device class designator is a single letter identifying the product assurance level. All levels are defined by the requirements of MIL-PRF-38534 and require QML Certification as well as qualification (Class H, K, and E) or QML Listing (Class G and D). The product assurance levels are as follows:

| Device class                     |   | <u> </u>  | Device performa                       | ance documentation                                      |                   |  |  |  |  |
|----------------------------------|---|---|---------------------------------------|---|-------------------|--|--|--|--|
| К                                | Highest reliability class available. This level is intended for use in space applications.  |   |                                       |   |                   |  |  |  |  |
| н                                | Standard military quality class level. This level is intended for use in applications where non-space high reliability devices are required.  |   |                                       |   |                   |  |  |  |  |
| G                                | Reduced testing version of the standard military quality class. This level uses the Class H screening and In-Process Inspections with a possible limited temperature range, manufacturer specified incoming flow, and the manufacturer guarantees (but may not test) periodic and conformance inspections (Group A, B, C, and D). |   |                                       |   |                   |  |  |  |  |
| E                                | Designates<br>with except<br>be specifie<br>should be r<br>system per   | Designates devices which are based upon one of the other classes (K, H, or G) with exception(s) taken to the requirements of that class. These exception(s) must be specified in the device acquisition document; therefore the acquisition document should be reviewed to ensure that the exception(s) taken will not adversely affect system performance. |                                       |   |                   |  |  |  |  |
| D                                | Manufactur<br>internal, QM  | er specifie<br>//L certifiec  | d quality class.<br>d flow. This proc | Quality level is defined by duct may have a limited ten | the manufacturers |  |  |  |  |
| 1.2.4 Case outline(s). The case  | outline(s) are as des   | signated in   | MIL-STD-1835                          | and as follows:   |                   |  |  |  |  |
| Outline letter Descrip           | tive designator   | Termina   | <u>als</u>                            | Package style   |                   |  |  |  |  |
| X Se                             | e figure 1  | 13  |                                       | Straight leads with side mo                             | ounting tabs      |  |  |  |  |
|                                  |   |   |                                       |   |                   |  |  |  |  |
| STANDA<br>MICROCIRCUIT           | RD<br>DRAWING   |   | SIZE<br><b>A</b>                      |   | 5962-15224        |  |  |  |  |
| DLA LAND AND N<br>COLUMBUS, OHIO | /ARITIME<br>43218-3990  |   |                                       | REVISION LEVEL  | SHEET 2           |  |  |  |  |

| 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38534.   |  |
|--|--|
| 1.3 Absolute maximum ratings. 1/ 2/  |  |
| Input Voltage (Continuous)<br>Case Operating Temperature Range (T <sub>C)</sub><br>Lead temperature (soldering, 10 seconds)<br>Storage temperature | 60 V dc<br>-55°C to +125 °C<br>+300°C<br>-55 °C to +130 °C   |
| 1.4 <u>Recommended operating conditions</u> .  |  |
| Input voltage range<br>Case operating temperature range (T <sub>c</sub> )  | +18 V dc to +40 V dc<br>-55°C to +85°C   |
| 1.5 <u>Radiation features</u> . <u>3</u> /   |  |
| Maximum total dose available (dose rate = 50 - 300 rads(Si)/s)<br>Neutron Irradiation (1 MeV equivalent neutrons)                                  | 100 krad(Si)_ <u>4/ 5/</u><br>1x10 <sup>12</sup> n/cm <sup>2</sup> <u>6</u> /                          |
| Single event phenomenon (SEP) effective linear energy transfer (LET):<br>No SEL, SEB, SEFI, SEGR<br>SEU  | <u>&lt;</u> 82 MeV-cm <sup>2</sup> /mg <u>7</u> /<br><u>&lt;</u> 82 MeV-cm <sup>2</sup> /mg <u>8</u> / |

#### 2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

| MIL-PRF-19500 | <ul> <li>Semiconductor Devices, General Specification for.</li> </ul>           |
|---------------|---|
| MIL-PRF-38534 | - Hybrid Microcircuits, General Specification for.                              |
| MIL-PRF-38535 | - Integrated Circuits (Microcircuits) Manufacturing, General Specification for. |

## DEPARTMENT OF DEFENSE STANDARDS

| MIL-STD-883  | - | Test Method Standard Microcircuits.                        |
|--------------|---|--|
| MIL-STD-1835 | - | Interface Standard for Electronic Component Case Outlines. |
| MIL-STD-750  | - | Test Method Standard for Semiconductor Devices             |

- Stresses above the absolute maximum ratings may cause permanent damage to the device. Extended operation at <u>1</u>/ the maximum levels may degrade performance and affect reliability. Device types 01 through 07 operation between +85°C and +125°C is guaranteed, but no parametric limits are
- <u>2</u>/ specified in Table IA. For operation above the recommended maximum case temperature of +85°C contact the approved source of supply.
- See 4.3.5 for the manufacturer's radiation hardness assurance analysis and testing. <u>3</u>/
- 4/ A representative device has been High Dose Rate (HDR) tested using Condition A of Method 1019 of MIL-STD-883 to 150 krad(Si) to ensure Radiation Hardness Assurance designator levels "L" of 50 krad(si) and "R" of 100 krad(si). A representative device will be re-tested after design or process changes that may affect the RHA response of these devices.
- The devices on this SMD have not been characterized for Enhanced Low Dose Rate Sensitivity (ELDRS).
- <u>5/</u> 6/ Linear bipolar integrated circuit and bipolar semiconductor components are tested per method 1017 of MIL-STD-883 to (1x10<sup>12</sup> n/cm<sup>2)</sup>. Single event performance is tested on representative devices. No Gate Ruptures, Latch-up, Burn-out, or Single Event
- <u>7/</u> Function Interrupts were exhibited to the limit specified. See table IB.
- 8/ Single event upsets (transient voltages) observed were within the limit specified in Table IB.

| STANDARD<br>MICROCIRCUIT DRAWING                   | SIZE<br>A |                | 5962-15224 |
|--|-----------|----------------|------------|
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 |           | REVISION LEVEL | SHEET<br>3 |

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://quicksearch.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices.

Copies of these documents are available online at http://www.astm.org/

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item performance requirements for device classes D, E, G, H, and K shall be in accordance with MIL-PRF-38534. Compliance with MIL-PRF-38534 may include the performance of all tests herein or as designated in the device manufacturer's Quality Management (QM) plan or as designated for the applicable device class. The manufacturer may eliminate, modify or optimize the tests and inspections herein, however the performance requirements as defined in MIL-PRF-38534 shall be met for the applicable device class. In addition, the modification in the QM plan shall not affect the form, fit, or function of the device for the applicable device class.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38534 and herein.

3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full specified operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking of device(s)</u>. Marking of device(s) shall be in accordance with MIL-PRF-38534. The device shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's vendor similar PIN may also be marked.

3.6 <u>Data</u>. In addition to the general performance requirements of MIL-PRF-38534, the manufacturer of the device described herein shall maintain the electrical test data (variables format) from the initial quality conformance inspection group A lot sample, for each device type listed herein. Also, the data should include a summary of all parameters manually tested, and for those which, if any, are guaranteed. This data shall be maintained under document revision level control by the manufacturer and be made available to the preparing activity (DLA Land and Maritime-VA) upon request.

3.7 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to supply to this drawing. The certificate of compliance (original copy) submitted to DLA Land and Maritime-VA shall affirm that the manufacturer's product meets the performance requirements of MIL-PRF-38534 and herein.

| STANDARD<br>MICROCIRCUIT DRAWING                   | SIZE<br>A |                | 5962-15224 |
|--|-----------|----------------|------------|
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 |           | REVISION LEVEL | SHEET<br>4 |

3.8 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38534 shall be provided with each lot of microcircuits delivered to this drawing.

### 4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38534 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

- 4.2 <u>Screening</u>. Screening shall be in accordance with MIL-PRF-38534. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to either DLA Land and Maritime-VA, or the acquiring activity upon request. Also, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
    - (2) T<sub>C</sub> as specified in accordance with table I of method 1015 of MIL-STD-883.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

| STANDARD<br>MICROCIRCUIT DRAWING                   | SIZE<br>A |                | 5962-15224 |
|--|-----------|----------------|------------|
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 |           | REVISION LEVEL | SHEET<br>5 |

|                                | TA     | BLE IA. <u>Electri</u>   | cal performance            | characteristics | <u>3</u> . |        |       |      |
|--------------------------------|--------|--|----------------------------|-----------------|------------|--------|-------|------|
| Test                           | Symbol | Condit   | ions <u>1</u> /            | Group A         | Device     | Limits |       | Unit |
|                                |        | $-55^{\circ}C \le T_C \le +85^{\circ}C$<br>$V_{IN} = +28 V dc \pm 5\%$<br>Full Load, $C_L = 0$<br>unless otherwise specified |                            | subgroups       | type       | Min    | Max   |      |
| Output voltage                 | Vout   | $V_{IN}$ = 18 V dc to 40 V dc  |                            | 1               | 0.1        | 1.48   | 1.52  | V dc |
|                                |        | I <sub>OUT</sub> = 8 A   |                            | 2,3             | 01         | 1.47   | 1.53  |      |
|                                |        |  |                            | 1               | 00         | 1.78   | 1.82  |      |
|                                |        |  |                            | 2,3             | 02         | 1.77   | 1.83  |      |
|                                |        |  |                            | 1               | 02         | 2.48   | 2.52  |      |
|                                |        |  |                            | 2,3             | 03         | 2.47   | 2.53  |      |
|                                |        |  |                            |                 | 01         | 1.455  | 1.545 |      |
|                                |        | L, R <u>2</u> / <u>3</u> /   | 1,2,3                      | 02              | 1.746      | 1.854  |       |      |
|                                |        |  |                            |                 | 03         | 2.425  | 2.575 |      |
|                                |        | $V_{IN} = 18 \text{ V dc}$   | to 40 V dc                 | 1               |            | 3.28   | 3.32  |      |
|                                |        | Ι <sub>ΟUT</sub> = 7.57 Α  |                            | 2,3             | 04         | 3.27   | 3.33  |      |
|                                |        |  | L, R <u>2</u> / <u>3</u> / | 1,2,3           |            | 3.201  | 3.399 |      |
|                                |        | $V_{IN} = 18 \text{ V dc}$   | to 40 V dc                 | 1               |            | 4.97   | 5.03  |      |
|                                |        | I <sub>OUT</sub> = 6 A   |                            | 2,3             | 05         | 4.95   | 5.05  |      |
|                                |        |  | L, R <u>2/3/</u>           | 1,2,3           |            | 4.85   | 5.15  |      |
|                                |        | $V_{IN} = 18 \text{ V dc}$   | to 40 V dc                 | 1               |            | 11.94  | 12.06 |      |
|                                |        | Ι <sub>ΟUT</sub> = 2.5 Α   |                            | 2,3             | 06         | 11.88  | 12.12 |      |
|                                |        |  | L, R <u>2/3</u> /          | 1,2,3           |            | 11.64  | 12.36 |      |
|                                |        | $V_{IN} = 18 \text{ V dc}$   | to 40 V dc                 | 1               |            | 14.92  | 15.08 |      |
|                                |        | Ι <sub>ΟUT</sub> = 2 Α   |                            | 2,3             | 07         | 14.85  | 15.15 |      |
|                                |        |  | L, R <u>2</u> / <u>3</u> / | 1,2,3           |            | 14.55  | 15.45 |      |
| See footnotes at end of table. |        |  |                            |                 |            |        |       |      |

| STANDARD<br>MICROCIRCUIT DRAWING                   | SIZE<br>A |                | 5962-15224 |
|--|-----------|----------------|------------|
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 |           | REVISION LEVEL | SHEET<br>6 |

|  | TABLE I                  | A. Electrical perform  | nance chara                           | cteristics | <u>s</u> – Cor | ntinued.          |      |       |       |
|--|--------------------------|--|---------------------------------------|------------|----------------|-------------------|------|-------|-------|
| Test   | Symbol                   | Conditions   | <u>1</u> /                            | Grou       | ρА             | Device            | Lir  | nits  | Unit  |
|  |                          | $-55^{\circ}C \le T_C \le V_{IN} = +28 V de Full Load, C unless otherwise$ | +85°C<br>c ± 5%<br>∟ = 0<br>specified | subgro     | oups           | type              | Min  | Max   |       |
| Output Current <u>4</u> /                      | I <sub>OUT</sub>         | $V_{IN} = 18 \text{ V dc to } 40$  | 0 V dc                                |            |                | 01                |      | 8.00  |       |
|  |                          | <u>2</u> /   |                                       |            |                | 02                |      | 8.00  |       |
|  |                          |  |                                       |            |                | 03                |      | 8.00  |       |
|  |                          |  |                                       |            |                | 04                |      | 7.57  | А     |
|  |                          |  |                                       |            |                | 05                |      | 6.00  |       |
|  |                          |  |                                       |            |                | 06                |      | 2.50  |       |
|  |                          |  |                                       |            |                | 07                |      | 2.00  |       |
| V <sub>OUT</sub> Ripple Voltage                | V <sub>RIP</sub>         | BW = 20 kHz to 10<br>V <sub>IN</sub> = 18 V, 28 V, 4<br>100 % load         | 0 MHz<br>40 V dc                      | 1,2        | ,3             | 01, 02,<br>03, 04 |      | 18    |       |
|  |                          | L,   | R <u>2</u> / <u>3</u> /               |            |                |                   |      | 35    |       |
|  |                          |  |                                       |            |                | 05, 07            |      | 30    | mVp-p |
|  |                          | L,   | R <u>2/3/</u>                         |            |                |                   |      | 50    |       |
|  |                          |  |                                       |            |                | 06                |      | 30    |       |
|  |                          | L,   | R <u>2/3</u> /                        |            |                |                   |      | 70    |       |
| V <sub>OUT</sub> Line Regulation <u>5</u> /    | VR <sub>LINE</sub>       | V <sub>IN</sub> = 18 V, 28 V, 4<br>0%, 50%, 100 % I                        | 10 V dc<br>oad <u>2</u> /             | 1,2        | ,3             | All               | -0.5 | 0.5   | %     |
| V <sub>OUT</sub> Load Regulation <u>5</u> /    | VR <sub>LOAD</sub>       | V <sub>IN</sub> = 18 V, 28 V, 40 V dc<br>0%, 50%, 100 % load <u>2</u> /    |                                       | 1,2        | ,3             | All               | -1.0 | 1.0   | %     |
| Total Regulation<br>(Line and Load) <u>5</u> / |                          | V <sub>IN</sub> = 18 to 40 V de<br>0% to 100 % load                        | c<br><u>2</u> /                       | 1,2        | ,3             | All               | -1.0 | 1.0   | %     |
| Input Current 6/                               | I <sub>IN</sub>          | Pin 4 shorted to pi  | in 3 <u>2</u> /                       | <u>2</u> / |                | All               |      | 8     |       |
|  |                          | I <sub>OUT</sub> = 0, Inhibit (pi  | n 3) =                                | 1,2        | ,3             | 01 to 04          |      | 60    | mA    |
|  |                          | open <u>2</u> /  |                                       |            |                | 05 to 07          |      | 70    |       |
| Input undervoltage lockout                     | UVLO                     | 0% to 100 % load   |                                       | 1,2        | ,3             | All               | 14.6 | 15.9  |       |
| (turn off when V <sub>In</sub> decreasing)     |                          | L,   | R <u>2/3</u> /                        |            |                |                   | 14.0 | 16.5  | V     |
| Input undervoltage release                     | UVR                      | 0% to 100 % load   |                                       | 1,2        | ,3             | All               | 16.6 | 17.3  | V     |
| (turn off when V <sub>In</sub> rising)         |                          | L,   | R <u>2</u> / <u>3</u> /               |            |                |                   | 15.5 | 17.9  | v     |
| See footnotes at end of table.                 |                          |  |                                       |            |                |                   |      |       |       |
| STAN<br>MICROCIRCU                             | DARD<br>JIT DRAV         | VING   | SIZ<br>A                              | E          |                |                   |      | 5962- | 15224 |
| DLA LAND AI<br>COLUMBUS, O                     | ND MARITII<br>HIO 43218- | ME<br>3990   |                                       |            | REVI           | SION LEVE         | L    | SHEET | 7     |

|   | TABLE I  | A. Electrical perfor  | mance chara                | cteristics | <u>s</u> – Cor | ntinued.     |      |       |       |
|---|--|---|----------------------------|------------|----------------|--------------|------|-------|-------|
| Test  | Symbol   | Condition   | s <u>1</u> /               | Grou       | ір А           | Device       | Lir  | nits  | Unit  |
|   |  | -55°C ≤ T <sub>C</sub> ≤<br>V <sub>IN</sub> = +28 V c<br>Full Load, 0<br>unless otherwise | ≦+85°C<br>dc               | subgr      | oups           | type         | Min  | Max   |       |
| Input under voltage<br>hysteresis                                     | UVR-<br>UVLO   | 0% to 100 % load  | b                          | 1,2        | .,3            | All          | 1.0  | 3.0   | V     |
| Input current telemetry ratio   | I <sub>CT</sub>  | 100% load   |                            | 1,2        | .,3            | All          | 1.42 | 1.56  | \//A  |
|   |  | L   | , R <u>2</u> / <u>3</u> /  |            |                |              | 1.4  | 1.6   | V/A   |
| Switching Frequency   | Fs   |   |                            | 1,2        | .,3            | All          | 465  | 525   | kH7   |
|   |  | L   | ., R <u>2</u> / <u>3</u> / |            |                |              | 425  | 575   | KI IZ |
| Overvoltage protection  | OVP  | 0% load to 100%   | load                       | 1,2        | ,3             | All          | 117  | 123   | mV    |
| Output voltage threshold  |  | L   | , R <u>2</u> / <u>3</u> /  |            |                |              | 115  | 125   |       |
| Enable input (inhibit function) open circuit voltage drive <u>7</u> / |  |   |                            |            |                | All          | 3.0  | 6.0   | V     |
| Enable input (inhibit function) drive current (sink) <u>7</u> /       |  |   |                            |            |                | All          |      | 100   | μA    |
| Enable input (inhibit function) voltage range <u>7/ 8</u> /           |  |   |                            |            |                | All          | -0.5 | 50    | V     |
| Efficiency <u>6</u> /   | Eff  | I <sub>OUT</sub> = 100% load  | <u>2</u> /                 | 1,2        | .,3            | 01           | 60   |       |       |
|   |  |   |                            |            |                | 02           | 63   |       |       |
|   |  |   |                            |            |                | 03           | 67   |       | %     |
|   |  |   |                            |            |                | 04           | 71   |       |       |
|   |  |   |                            |            |                | 05,<br>06,07 | 77   |       |       |
| Isolation <u>6</u> /  | ISO  | 100 V dc, $T_c = +2$  | 25°C <u>2</u> /            | 1          |                | All          | 20   |       | MΩ    |
| Capacitive Load <u>7/ 9</u> /   | $\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$ |   | 2500                       |            |                |              |      |       |       |
|   |  |   |                            |            |                | 04           |      | 2200  | _     |
|   |  |   |                            |            |                | 05           |      | 1000  | μF    |
|   |  |   |                            |            |                | 06           |      | 180   |       |
|   |  |   |                            |            |                | 07           |      | 120   |       |
| Short Circuit Power<br>Dissipation <u>6</u> /                         | PD   | Short Circuit 2/  |                            | 1,2        | .,3            | All          |      | 16    | W     |
| Overload current limit point <u>10</u> /                              | I <sub>LIM</sub>   | $V_{OUT} = 90\%$ of no  | ominal <u>2</u> /          | 1,2        | .,3            | All          | 105  | 145   | %     |
| See footnotes at end of table.  |  |   |                            |            |                |              |      |       |       |
| STAN<br>MICROCIRCU  | DARD<br>JIT DRAV   | VING  | SIZ<br>A                   | E          |                |              |      | 5962- | 15224 |
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990                    |  |   |                            |            | REVI           | SION LEVE    | EL   | SHEET | 3     |

|   | TABLE I   | A. <u>Electrical pe</u>   | rformance chara  | <u>acteristic</u> – Cor | ntinued.     |      |        |       |
|---|---|---|--|-------------------------|--------------|------|--------|-------|
| Test  | Symbol  | Condit  | tions <u>1</u> /   | Group A                 | Device       | Lin  | Limits |       |
|   |   | $-55^{\circ}C \le T$<br>$V_{IN} = +28$<br>Full Loa<br>unless other              | $C \le +85^{\circ}C$<br>V dc ± 5%<br>d, C <sub>L</sub> = 0<br>wise specified | subgroups               | type         | Min  | Max    |       |
| Overload power dissipation <u>6</u> /   | P <sub>D</sub>  | V <sub>OUT</sub> = 90% of   | nominal <u>2</u> /   | 1,2,3                   | All          | 10.5 | 16     | w     |
| Line Rejection <u>7</u> /   | REJ   | T <sub>C</sub> = +25°C         All         50           100% load, dc to 50 kHz |  |                         | dB           |      |        |       |
|   |   |   | L, R <u>2/3/</u>   |                         | All          | 40   |        |       |
| $V_{OUT}$ Step Load Transient <u>11</u> /   | $V_{OUT}$ Step Load Transient $V_{TLOAD}$ 50% load to 100% load to 10 |   | 00% load   | 4,5,6                   | 01,02,<br>03 |      | 600    |       |
|   |   |   |  |                         | 04           |      | 250    |       |
|   |   |   | L, R <u>2</u> / <u>3</u> /   |                         |              | -300 | 300    | mV pk |
|   |   |   |  |                         | 05           |      | 230    |       |
|   |   |   |  |                         | 06           |      | 210    | -     |
|   |   |   |  |                         | 07           |      | 200    |       |
| V <sub>OUT</sub> Step Load Transient<br>Recovery <u>11</u> / <u>12</u> /            | TT <sub>LOAD</sub>  | 50% Load to 1<br>V <sub>IN</sub> = 28 V dc                                      | 100% Load  | 4,5,6                   | All          |      | 150    | μS    |
|   |   |   | L, R <u>2/</u> 3/  |                         |              |      | 200    |       |
| V <sub>OUT</sub> Step Line Transient <u>7</u> /<br><u>13</u> /                      | V <sub>TLINE</sub>  | V <sub>IN</sub> = 18 V dc   | to 40 V dc   |                         | All          |      | 300    | mV pk |
| V <sub>OUT</sub> Step Line Transient<br>Recovery <u>7</u> / <u>12</u> / <u>13</u> / | TT <sub>LINE</sub>  | V <sub>IN</sub> = 18 V dc   | to 40 V dc   |                         | All          |      | 200    | μs    |
| Turn on overshoot   | Vton <sub>OS</sub>  | 10% load, full  | load   | 4,5,6                   | All          |      | 50     | mV pk |
| Turn on delay <u>14</u> /   | Ton <sub>D</sub>  | 10% load, full  | load   | 4,5,6                   | All          |      | 10     | ~~~   |
|   |   |   | L, R <u>2</u> / <u>3</u> /   |                         |              |      | 12     | ms    |
|   |   |   |  |                         |              |      |        |       |

1/ Post irradiation testing shall be in accordance with 4.3.5 and table IA herein.

A representative device has been tested using Condition A (50-300 rad(Si)/s) of Method 1019 to 150 krad(Si) for these parameters to ensure Radiation Hardness Assurance designator levels R and L. A representative device will be re-tested after design or process changes that may affect the RHA response of these devices.

- 3/ End of Life (EOL) Performance guaranteed to meet stated limits by worst-case analysis, which includes radiation,
- temperature, and aging effects.
- $\frac{4}{2}$  Parameter verified during line and load regulation tests.
- 5/ Percent of nominal output voltage.
- 6/ This parameter is not included in the worst-case analysis. The end-of-life tolerances are supported by post-irradiation and life test data.
- <u>7</u>/ Parameter shall be tested as part of device characterization and after design and process changes. Thereafter, parameters shall be guaranteed to the limits specified in table IA.
- 8/ Enable input function is compatible with relay interface or open collector as determined in worst-case analysis.
- $\underline{9}$ / Capacitive load may be any value from 0 to the maximum limit without compromising DC performance.

| STANDARD<br>MICROCIRCUIT DRAWING                   | SIZE<br>A |                | 5962-15224 |
|--|-----------|----------------|------------|
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 |           | REVISION LEVEL | SHEET<br>9 |

#### TABLE IA. Electrical performance characteristic - Continued.

- <u>10</u>/ Current limit point is defined as the output current, relative to full rated load, such that Vout = 90% of the nominal output voltage.
- <u>11</u>/ Load step transition time  $\geq$  10 µs.
- 12/ Recovery time is measured from the initiation of the transient to where V<sub>OUT</sub> has returned within ±1 percent of its steady state value.
- <u>13</u>/ Line step transition time  $\geq$  100 µs.
- <u>14</u>/ Turn on delay time from either a step application of input power or a logic low to a logic high transition on the inhibit pin (Pin 3) to the point where  $V_{OUT} = 90\%$  of nominal.

| Device<br>types | SEP               | Temperature<br>(T <sub>C</sub> ) | Conditions/Results  | Effective linear<br>energy transfer (LET) |
|-----------------|-------------------|----------------------------------|---|---|
| All             | SEU (SET)         | +25°C                            | The largest transients on all models are 100 mV or 3.3% of the nominal output voltage whichever is the greater. With a duration of less than 200 $\mu$ s. | ≤ 82 MeV-cm <sup>2</sup> /mg              |
| All             | SEFI<br>Shutdowns | +25°C                            | None  | ≤ 82 MeV-cm <sup>2</sup> /mg              |
| All             | SEL               | +25°C                            | None  | ≤ 82 MeV-cm <sup>2</sup> /mg              |
| All             | SEB               | +25°C                            | None  | ≤ 82 MeV-cm <sup>2</sup> /mg              |
| All             | SEGR              | +25°C                            | None  | <u>&lt;</u> 82 MeV-cm <sup>2</sup> /mg    |

# TABLE IB. SEP test limits. 1/

1/ For SEP test conditions, see 4.3.5.1.1.3 herein.

| STANDARD<br>MICROCIRCUIT DRAWING                   | SIZE<br>A |                | 5962-15224  |
|--|-----------|----------------|-------------|
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 |           | REVISION LEVEL | SHEET<br>10 |

Case outline X.



Case outline X - Continued.

| Symbol | Millin | neters | Inc   | hes   |
|--------|--------|--------|-------|-------|
|        | Min    | Max    | Min   | Max   |
| Α      |        | 12.07  |       | .475  |
| D      | 88.90  | ) REF  | 3.50  | REF   |
| D1     |        | 77.85  |       | 3.065 |
| E      |        | 52.20  |       | 2.055 |
| e1     | 63.37  | 63.63  | 2.495 | 2.505 |
| e2/e5  | 5.05   | 5.33   | .190  | .210  |
| e3     | 35.56  | 6 REF  | 1.400 | ) REF |
| e4     | 14.99  | 15.49  | .590  | .610  |
| F      |        | 2.03   |       | .080  |
| L/q7   | 6.1    | 6.6    | .24   | .26   |
| L1     | 6.48   | 6.73   | .255  | .265  |
| q      | 50.55  | 55.05  | 1.99  | 2.01  |
| q1     | 27.69  | 28.19  | 1.09  | 1.11  |
| q2     | 58.17  | 58.67  | 2.29  | 2.31  |
| q3     | 11.18  | 11.68  | .44   | .46   |
| q4     | 12.57  | 12.83  | .495  | .505  |
| q5     | 9.91   | 10.41  | .39   | .41   |
| q6     | 3.30   | 3.81   | .13   | .15   |
| R      |        | 1.588  |       | .0625 |
| S      | 7.37   | 7.87   | .290  | .310  |
| S1     | 12.45  | 12.95  | .49   | .51   |
| Øb     | 0.89   | 1.14   | .035  | .045  |

NOTES:

- 1. The U.S. government preferred system of measurement is the metric SI. This item was designed using inch-pound units of measurement. In case of problems involving conflicts between the metric and inch-pound units, the inch-pound units shall rule.
- 2. Lead identification for reference only.
- 3. Case outline weight: 125 grams maximum.

FIGURE 1. Case outline - Continued.

| STANDARD<br>MICROCIRCUIT DRAWING                   | SIZE<br>A |                | 5962-15224  |
|--|-----------|----------------|-------------|
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 |           | REVISION LEVEL | SHEET<br>12 |

| Device type     | All                        |
|-----------------|----------------------------|
| Case outline    | х                          |
| Terminal number | Terminal symbol            |
| 1               | +V input                   |
| 2               | Input return               |
| 3               | Inhibit                    |
| 4               | Inhibit return             |
| 5               | Undervoltage latch         |
| 6               | Case ground                |
| 7               | Input current<br>telemetry |
| 8               | Output adjust              |
| 9               | - Sense                    |
| 10              | + Sense                    |
| 11              | OVP adjust                 |
| 12              | Output return              |
| 13              | + Output voltage           |

FIGURE 2. Terminal connections.

| STANDARD<br>MICROCIRCUIT DRAWING                   | SIZE<br>A |                | 5962-15224  |
|--|-----------|----------------|-------------|
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 |           | REVISION LEVEL | SHEET<br>13 |

| Subgroups<br>(in accordance with<br>MIL-PRF-38534, group A<br>test table) |
|---|
| 1, 4  |
| 1*, 2, 3, 4, 5, 6   |
| 1, 2, 3, 4, 5, 6  |
| 1, 2, 3, 4, 5, 6  |
| 1, 2, 3, 4, 5, 6  |
|   |

## TABLE II. Electrical test requirements.

\* PDA applies to subgroup 1.

4.3 <u>Conformance and periodic inspections</u>. Conformance inspection (CI) and periodic inspection (PI) shall be in accordance with MIL-PRF-38534 and as specified herein.

4.3.1 Group A inspection (CI). Group A inspection shall be in accordance with MIL-PRF-38534 and as follows:

- a. Tests shall be as specified in table II herein.
- b. Subgroups 7, 8, 9, 10, and 11 shall be omitted.

4.3.2 Group B inspection (PI). Group B inspection shall be in accordance with MIL-PRF-38534.

- 4.3.3 Group C inspection (PI). Group C inspection shall be in accordance with MIL-PRF-38534 and as follows:
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. Steady-state life test, method 1005 of MIL-STD-883.
    - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to either DLA Land and Maritime-VA or the acquiring activity upon request. Also, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
    - (2) T<sub>C</sub> as specified in accordance with table I of method 1005 of MIL-STD-883.
    - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.3.4 Group D inspection (PI). Group D inspection shall be in accordance with MIL-PRF-38534.

4.3.5. <u>Radiation hardness assurance (RHA)</u>. RHA qualification is required only for those devices with the RHA designator as specified herein. See table IIIA and IIIB.

| STANDARD<br>MICROCIRCUIT DRAWING                   | SIZE<br>A |                | 5962-15224  |
|--|-----------|----------------|-------------|
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 |           | REVISION LEVEL | SHEET<br>14 |

| RHA<br>method<br>employed | Active<br>elements   | Tes                                | sted   | ed Worst Case Analysis Performed using extreme value analysis   |                 |  |                                    |  |  | End points after<br>final dose |   |   |  |   |  |               |
|---------------------------|--|------------------------------------|--|---|-----------------|--|------------------------------------|--|--|--------------------------------|---|---|--|---|--|---------------|
|                           | tested only<br>as part of<br>the hybrid<br>device.     Element<br>Level     I       No     Tested     1       1X     a |                                    | Hybrid<br>Device<br>Level                              | Hybrid<br>Device<br>Level effects ra  |                 | Combines Co<br>temperature and to<br>radiation effects<br>disp |                                    | Combines<br>total dose<br>and<br>splacement<br>effects | End-of-life                            | End-of-life Eleme<br>Level     |   | Hybrid<br>device leve                             |  |   |  |               |
|                           |  |                                    | Tested<br>at 1.5X<br>the<br>specified<br>TID<br>rating |   |                 | No   |                                    | Yes  | <u>1</u> / Yes                         | T <sub>C</sub> =<br>+25°C      |   | T <sub>C</sub> =<br>-55⁰C<br>+25⁰C<br>and<br>85⁰C |  |   |  |               |
| <u>1</u> / Worst o        | case analysis  | s performed                        | d with case<br>Table III                               | temperatu<br>B. <u>Hybrid I</u>   | ure fr<br>level | om -55°C to 8  | 5⁰C.<br>evel                       | test table.  |  |                                |   |   |  |   |  |               |
| Radiation                 | Test   |                                    |  | -   | Т               | otal Dose  |                                    |  | Heavy le                               | on                             | Pro   | ton/Neutron                                       |  |   |  |               |
|                           |  |                                    | Low<br>R   | Dose<br>ate   | Hi<br>Ra        | igh Dose<br>ate (HDR)  | E<br>Chara                         | LDRS   | SEP                                    |                                | Dis<br>Da                                       | placement<br>mage (DD)                            |  |   |  |               |
| Hybrid Le                 | vel Testing  |                                    | N<br>Te  | lot<br>sted   | k               | Tested<br>(150<br>trad(Si))                                    | Not                                | performed  | Tested (<br>MeV-cm <sup>2</sup> /      | (82<br>²/mg)                   |   | Tested (82<br>VeV-cm <sup>2</sup> /mg)            |  | Tested (82 N<br>MeV-cm <sup>2</sup> /mg) Te |  | Not<br>Tested |
| Elemer<br>Level Tes<br>1/ | nt Mic<br>ting   | CMOS<br>rocircuits                 | Not  | Not tested         Tested to 1.5X<br>the level         Not performed         Not Tested           specified         Not performed         Not Tested         Not Tested |                 | ed   | Tested<br>(1x10 <sup>12</sup> n/cm |  |  |                                |   |   |  |   |  |               |
| <u> </u>                  | CMOS discrete<br>(Power<br>MOSFET)   |                                    | Not 1  | tested  | Test<br>ti<br>s | ted to 1.5X<br>he level<br>pecified                            | Not performed                      |  | Tested (82<br>MeV-cm <sup>2</sup> /mg) |                                | 32 Not<br>ng) Tested                            |   |  |   |  |               |
|                           | Bipo<br>Semi   | Bipolar Discrete<br>Semiconductors |  | ested Tes<br>tł   |                 | sted to 1X<br>he level<br>pecified                             | Not performed                      |  | Tested<br>(hybrid level)               |                                | Tested<br>(1x10 <sup>12</sup> n/cm <sup>2</sup> |   |  |   |  |               |
|                           | Bipolar/BiCMOS<br>Linear or Mixed<br>Signal  |                                    | S<br>Not   | tested  | Tes<br>ti<br>s  | sted to 1X<br>he level<br>pecified                             | Not performed                      |  | Tested<br>(hybrid level)               |                                | vel) (1x10 <sup>12</sup> n/cm <sup>2</sup>      |   |  |   |  |               |
| <u>1</u> / Tř<br>ind      | ne device ma<br>dicating the r   | nufacturer<br>nanufactur           | either perf  | orms the e<br>ady perfor  | leme            | ent level testin<br>the testing. S                             | g, or<br>ee pa                     | purchases (<br>aragraphs 4.                            | QML elemen<br>3.5.1.2.2 a.             | ts with<br>and 4               | n doci  | umentation<br>2.1 a.                              |  |   |  |               |
|                           | S  |                                    |  | G.  |                 | SIZE<br>A  |                                    |  |  |                                | 59  | 62-15224  |  |   |  |               |
|                           | WICKUC   |                                    |  | 9   |                 |  |                                    |  |  |                                |   |   |  |   |  |               |

4.3.5.1 <u>Radiation Hardness Assurance (RHA) inspection</u>. RHA qualification is required for those devices with the RHA designator as specified herein. End-point electrical parameters for radiation hardness assurance (RHA) devices shall be specified in table IA. Radiation testing will be in accordance with the qualifying activity (DLA Land and Maritime-VQ) approved plan and with MIL-PRF-38534, Appendix G.

- a. The hybrid device manufacturer shall establish procedures controlling element radiation testing, and shall establish radiation test plans used to implement element lot qualification during procurement. Test plans and test reports shall be filed and controlled in accordance with the manufacturer's configuration management system.
- b. The hybrid device manufacturer shall designate a RHA program manager to oversee element lot qualification, and to monitor design changes for continued compliance to RHA requirements.

# 4.3.5.1.1 Hybrid level radiation qualification.

4.3.5.1.1.1 <u>Qualification by similarity</u>. A family is defined by the family model designator e.g. LSO single. All parts with this designator share a common design and use the same active elements with the exception of the output Schottky rectifiers. The LSO single1.5 V (device type 01), 1.8 V (device type 02), 2.5 (device type 03), 3.3 V (device type 04), 5 V (device type 05), 12 V (device type 06) and 15 V (device type 07) per this SMD are considered similar for the purpose of radiation testing. Device type 5962R1522404KXA (3.3 V) was tested for TID and SEP. Device types 5962R1522405KXA (5 V) and 5962R1522407KXA (15 V) were tested for SEP and all other devices on this SMD are RHA qualified by similarity.

4.3.5.1.1.2 <u>Total ionizing dose irradiation testing</u>. A minimum representative device of the hybrid family (family model designator, e.g. LSO single) is characterized and tested initially and after any design or process changes which may affect the RHA response of the device type. Devices are tested at High Dose Rate (HDR) in accordance with condition A of method 1019 of MIL-STD-883 to 150 krads(Si). The minimum sample size is two biased devices. Test results are compared to the limits specified in table IA after anneal at 100°C for 160 hours at nominal input voltage and full load.

4.3.5.1.1.3 <u>Single event phenomena (SEP)</u>. Representative devices 04 (3.3 V), 05 (5 V), and 07 (15 V) have been characterized for SEP response at initial qualification in accordance with ASTM F1192 and will be retested after any design or process changes which may affect the RHA response. Test conditions for SEP are as follows:

- a. The ion beam angle of incidence shall be normal to the die surface. No shadowing of the ion beam due to fixturing is allowed.
- b. The fluence shall be  $\ge 1 \times 10^7$  particles/cm<sup>2</sup>.
- c. The flux shall be between  $10^2$  and  $10^5$  ions/cm<sup>2</sup>/s.
- d. The particle range shall be  $\geq$  50 micron in silicon.
- e. The initial characterization is performed at minimum, nominal and maximum input voltage, and with both minimum and maximum load. For future qualification the characterization will be performed only at worst case condition, maximum input voltage and maximum load. The test temperature shall be +25°C ±10 °C in air.
- f. For SEP test limits, see table IB herein.
- 4.3.5.1.2 Element level radiation qualification

4.3.5.1.2.1 <u>Technologies not being tested</u>. Testing is not performed on device technologies including: Junction Diodes, Schottky diodes, and zener diodes the manufacturer has determined to be radiation hardened.

| STANDARD<br>MICROCIRCUIT DRAWING                   | SIZE<br>A |                | 5962-15224  |
|--|-----------|----------------|-------------|
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 |           | REVISION LEVEL | SHEET<br>16 |

4.3.5.1.2.2 Total Ionizing Dose Irradiation. The manufacturer employs two methods of addressing TID.

- a. RHA QML die.
  - Active Elements are purchased as level L or R (as required by the device RHA designator) per MIL-PRF-38535 Standard Microcircuit Drawing (SMD) or MIL-PRF-19500 JAN specification sheet with electrical performance characteristics established for the elements at hybrid device design.
- b. Non RHA QML die. (including QML not-RHA die or die bought to a lower RLAT level than required by the hybrid device).
  - Bipolar discrete devices Ten biased samples from each initial wafer lot of active elements, except as noted in 4.3.5.1.2.1 will be characterized and tested at HDR in accordance with condition A of method 1019 of MIL-STD-750 to 100 krads(Si). Element parametric degradation test results are analyzed using 0.9900/90% statistics and compared to limits established for the elements at hybrid device design.
  - Bipolar/BiCMOS linear Ten biased samples from each initial wafer lot of microcircuit elements, except as noted in 4.3.5.1.2.1, will be characterized and tested at HDR in accordance with condition A of method 1019 of MIL-STD-883 to 100 krads(Si). Bipolar microcircuits are evaluated for ELDRS and tested accordingly. All MOS elements are subjected to 168 hours of accelerated anneal at 100°C. Element parametric degradation test results are analyzed using 0.9900/90% statistics and compared to limits established for the elements at hybrid device design.

4.3.5.1.3 <u>Neutron Irradiation</u>. The manufacturer employs two methods of addressing displacement damage due to neutron irradiation

a. All samples of CMOS, bipolar discrete, bipolar, BiCMOS, and linear or mixed signal integrated circuits described in 4.3.5.1.2.2 shall be tested to a minimum average integrated neutron fluence (1 MeV equivalent of 1x10<sup>12</sup> n/cm<sup>2</sup>) in accordance with method 1017 of MIL-STD-883 prior to TID testing. 0.9900/90% statistics are applied to the element parameter degradations which are compared to limits established for the element at hybrid device design

4.3.5.2 <u>Radiation lot Acceptance</u>. Each wafer lot of non-RHA QML active elements shall be evaluated for acceptance in accordance with MIL-PRF-38534 and herein except as noted in 4.3.5.1.2.1.

4.3.5.2.1 Total lonizing Dose Irradiation. The manufacturer employs two methods of addressing TID.

- a. RHA QML die.
  - Active Elements are purchased at the RLAT level (L or R) required by the hybrid device to a MIL-PRF-38535 (SMD) Standard Microcircuit Drawing or MIL-PRF-19500 JAN specification sheet with electrical performance characteristics established for the element at hybrid device design.
- b. Non RHA QML die.
  - 2 . Non RHA QML die (including QML not-RHA die or die bought to a lower RLAT level than required by the hybrid device). shall be tested as follows: Ten biased and two control samples from each wafer lot of active elements, except as noted in 4.3.5.1.2.1, will be characterized and tested at HDR in accordance with condition A of method 1019 of MIL-STD-883. The samples will be tested to 1X the rated value of the device (1.5X for MOS technology devices) for which it is purchased (R or L). 0.9900/90% statistics are applied to the element parametric degradations which are compared against limits established for the element at hybrid device design.

4.3.5.2.2 <u>Neutron Irradiation</u>. Every wafer lot of bipolar linear or mixed signal integrated circuit and semiconductor elements, except those purchased as RHA QML die will be tested to a minimum average integrated neutron fluence (1 MeV Si equivalent) of 1 x  $10^{12}$  n/cm<sup>2</sup>, in accordance with method 1017 of MIL-STD-883 using a minimum sample size of 10 samples. 0.9900/90% statistics are applied to the element parameter degradations which are compared to limits established for the elements at hybrid device design.

| STANDARD<br>MICROCIRCUIT DRAWING                   | SIZE<br>A |                | 5962-15224  |
|--|-----------|----------------|-------------|
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 |           | REVISION LEVEL | SHEET<br>17 |

### 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38534.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated as specified in MIL-PRF-38534.

6.4 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Post Office Box 3990, Columbus, Ohio 43218-3990, or telephone (614) 692-1081.

6.6 <u>Sources of supply</u>. Sources of supply are listed in MIL-HDBK-103 and QML-38534. The vendors listed in MIL-HDBK-103 and QML-38534 have submitted a certificate of compliance (see 3.7 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

6.7 <u>Additional information</u>. When applicable, a copy of the following additional data shall be maintained and available from the device manufacturer:

- a. RHA upset levels.
- b. Test conditions (SEP).
- c. Occurrence of latchup (SEL).
- d Occurrence of Burn-out (SEB).
- e. Occurrence of Gate Rupture (SEGR).
- f. Occurrence of Single Event Functional Interrupt (SEFI).
- g Occurrence of Single Event Upset (SEU).

| STANDARD<br>MICROCIRCUIT DRAWING                   | SIZE<br>A |                | 5962-15224         |
|--|-----------|----------------|--------------------|
| DLA LAND AND MARITIME<br>COLUMBUS, OHIO 43218-3990 |           | REVISION LEVEL | SHEET<br><b>18</b> |

#### STANDARD MICROCIRCUIT DRAWING BULLETIN

## DATE: 15-11-02

Approved sources of supply for SMD 5962-15224 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38534 during the next revisions. MIL-HDBK-103 and QML-38534 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revisions of MIL-HDBK-103 and QML-38534. DLA Land and Maritime maintains an online database of all current sources of supply at <a href="http://www.landandmaritime.dla.mil/Programs/Smcr/">http://www.landandmaritime.dla.mil/Programs/Smcr/</a>.

| Standard<br>microcircuit drawing<br>PIN <u>1</u> /   | Vendor<br>CAGE<br>number                                    | Vendor<br>similar<br>PIN <u>2</u> /  |
|--|---|--|
| 5962-1522401KXA<br>5962-1522401KXC<br>5962L1522401KXA<br>5962L1522401KXC<br>5962R1522401KXA<br>5962R1522401KXC | 52467<br>52467<br>52467<br>52467<br>52467<br>52467<br>52467 | LSO2801R5S<br>LSO2801R5S<br>LSO2801R5S<br>LSO2801R5S<br>LSO2801R5S<br>LSO2801R5S<br>LSO2801R5S |
| 5962-1522402KXA<br>5962-1522402KXC<br>5962L1522402KXA<br>5962L1522402KXC<br>5962R1522402KXA<br>5962R1522402KXC | 52467<br>52467<br>52467<br>52467<br>52467<br>52467<br>52467 | LSO2801R8S<br>LSO2801R8S<br>LSO2801R8S<br>LSO2801R8S<br>LSO2801R8S<br>LSO2801R8S<br>LSO2801R8S |
| 5962-1522403KXA<br>5962-1522403KXC<br>5962L1522403KXA<br>5962L1522403KXC<br>5962R1522403KXA<br>5962R1522403KXC | 52467<br>52467<br>52467<br>52467<br>52467<br>52467<br>52467 | LSO2802R5S<br>LSO2802R5S<br>LSO2802R5S<br>LSO2802R5S<br>LSO2802R5S<br>LSO2802R5S<br>LSO2802R5S |
| 5962-1522404KXA<br>5962-1522404KXC<br>5962L1522404KXA<br>5962L1522404KXC<br>5962R1522404KXA<br>5962R1522404KXC | 52467<br>52467<br>52467<br>52467<br>52467<br>52467<br>52467 | LSO2803R3S<br>LSO2803R3S<br>LSO2803R3S<br>LSO2803R3S<br>LSO2803R3S<br>LSO2803R3S<br>LSO2803R3S |
| 5962-1522405KXA<br>5962-1522405KXC<br>5962L1522405KXA<br>5962L1522405KXC<br>5962R1522405KXA<br>5962R1522405KXC | 52467<br>52467<br>52467<br>52467<br>52467<br>52467<br>52467 | LSO2805S<br>LSO2805S<br>LSO2805S<br>LSO2805S<br>LSO2805S<br>LSO2805S<br>LSO2805S               |
| 5962-1522406KXA<br>5962-1522406KXC<br>5962L1522406KXA<br>5962L1522406KXC<br>5962R1522406KXA<br>5962R1522406KXC | 52467<br>52467<br>52467<br>52467<br>52467<br>52467<br>52467 | LSO2812S<br>LSO2812S<br>LSO2812S<br>LSO2812S<br>LSO2812S<br>LSO2812S<br>LSO2812S               |

# STANDARD MICROCIRCUIT DRAWING BULLETIN - Continued.

DATE: 15-11-02

| Standard   | Vendor   | Vendor   |
|--|--|--|
| microcircuit drawing   | CAGE   | similar  |
| PIN <u>1</u> /   | number   | PIN <u>2</u> /   |
| 5962-1522407KXA<br>5962-1522407KXC<br>5962L1522407KXA<br>5962L1522407KXC<br>5962R1522407KXA<br>5962R1522407KXC | 52467<br>52467<br>52467<br>52467<br>52467<br>52467 | LSO2815S<br>LSO2815S<br>LSO2815S<br>LSO2815S<br>LSO2815S<br>LSO2815S<br>LSO2815S |

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

52467

International Rectifier 2520 Junction Ave. San Jose, CA 95134

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.