

STD5NK52ZD, STB5NK52ZD-1 STF5NK52ZD,STP5NK52ZD

N-channel 520 V,1.22 Ω,4.4 A,TO-220,IPAK,I²PAK,DPAK,TO-220FP Zener-protected SuperMESH™ Power MOSFET

Features

Туре	V _{DSS}	R _{DS(on)} max	I _D	Pw
STB5NK52ZD-1	520 V	< 1.5 Ω	4.4 A	70 W
STD5NK52ZD-1	520 V	< 1.5 Ω	4.4 A	70 W
STD5NK52ZD	520 V	< 1.5 Ω	4.4 A	70 W
STF5NK52ZD	520 V	< 1.5 Ω	4.4 A	25 W
STP5NK52ZD	520 V	< 1.5 Ω	4.4 A	70 W

- 100% avalanche tested
- Extremely high dv/dt capability
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatability
- Improved ESD capability

Application

Switching applications

Description

The SuperFREDMesh™ series associates all advantages of reduced on-resistance, zener gate protection and very high dv/dt capability with a fast body-drain recovery diode. Such series complements the "FDmesh™" advanced technology.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Package	Packaging
STB5NK52ZD-1	B5NK52ZD	I ² PAK	Tube
STD5NK52ZD-1	D5NK52ZD	IPAK	Tube
STD5NK52ZD	D5NK52ZD	DPAK	Tape and reel
STF5NK52ZD	F5NK52ZD	TO-220FP	Tube
STP5NK52ZD	P5NK52ZD	TO-220	Tube

September 2008 Rev 5 1/17

Contents

1	Electrical ratings	3
2	Electrical characteristics	
3	Test circuits	9
4	Package mechanical data	10
5	Packaging mechanical data	15
6	Revision history	16

1 Electrical ratings

Table 2. Absolute maximum ratings

			Value		
Symbol	Parameter	TO-220 I ² PAK	IPAK DPAK	TO-220FP	Unit
V _{DS}	Drain-source voltage (V _{GS} = 0)		520		V
V_{GS}	Gate- source voltage		± 30		٧
I _D	Drain current (continuous) at T _C = 25 °C	4.4		4.4 ⁽¹⁾	Α
I _D	Drain current (continuous) at T _C = 100 °C	2.7	1	2.7 ⁽¹⁾	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	17.6	3	17.6 ⁽¹⁾	Α
P _{TOT}	Total dissipation at T _C = 25 °C	70		25	W
	Derating factor	0.56	3	0.2	W/°C
V _{ESD(G-S)}	Gate source ESD(HBM-C=100pF, R=1.5 kΩ)		2800		٧
dv/dt (3)	Peak diode recovery voltage slope		15		V/ns
T _j T _{stg}	Operating junction temperature Storage temperature		-55 to 150)	°C

^{1.} Limited only by max temperature allowed

Table 3. Thermal data

			Value		
Symbol	Parameter	TO-220 I ² PAK	IPAK DPAK	TO-220FP	Unit
Rthj-case	Thermal resistance junction-case max	1.7	8	5	°C/W
Rthj-amb	Thermal resistance junction-ambient max	62.5	100	62.5	°C/W
T _I	Maximum lead temperature for soldering purpose		300		°C

Table 4. Avalanche characteristics

Symbol	Parameter	Max value	Unit
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max)	4.4	А
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	170	mJ

^{2.} Pulse width limited by safe operating area

^{3.} $I_{SD} \leq$ 4.4 A, di/dt \leq 200 A/ μ s, V_{DD} = 80% $V_{(BR)DSS}$

2 Electrical characteristics

(Tcase =25°C unless otherwise specified)

Table 5. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0	520			V
I _{DSS}		V_{DS} = Max rating V_{DS} = Max rating, T_{C} =125 °C			1 50	μ Α μ Α
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 20 V			± 10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 50 \mu A$	2.5	3.75	4.5	V
R _{DS(on}	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 2.2 \text{ A}$		1.22	1.5	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 _{fs}	Forward transconductance	$V_{DS} = 15 \text{ V}, I_D = 2.2 \text{ A}$		3.1		S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz, V}_{GS} = 0$		529 71 13.4		pF pF pF
C _{OSS eq} ⁽¹⁾	Equivalent output capacitance	V _{GS} = 0, V _{DS} = 0 to 416 V		11		pF
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 416 \text{ V}, I_{D} = 4.4 \text{ A},$ $V_{GS} = 10 \text{ V}$ (see <i>Figure 19</i>)		16.9 4.2 8.4		nC nC nC

^{1.} $C_{oss\ eq}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_DS increases from 0 to 80% V_{DSS}

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
$t_{ m d(on)} \ t_{ m r} \ t_{ m d(off)} \ t_{ m f}$	Turn-on delay time Rise time Turn-off-delay time Fall time	$V_{DD} = 260 \text{ V}, I_{D} = 2.2 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 18</i>)		11.4 13.6 23.1 15		ns ns ns ns

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current				4.4	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)				17.6	Α
V _{SD} (2)	Forward on voltage	I _{SD} = 4.4 A, V _{GS} = 0			1.6	V
t _{rr}	Reverse recovery time	$I_{SD} = 4.4 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$		97.7		ns
Q_{rr}	Reverse recovery charge	V _{DD} = 60 V		300		nC
I _{RRM}	Reverse recovery current	(see Figure 23)		5.9		Α
t _{rr}	Reverse recovery time	$I_{SD} = 4.4 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$		139		ns
Q_{rr}	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C		500		nC
I _{RRM}	Reverse recovery current	(see Figure 23)		7.2		Α

^{1.} Pulse width limited by safe operating area

Table 9. Gate-source Zener diode

Syı	mbol	Parameter	Test conditions	Min	Тур	Max	Unit
BVo	GSO ⁽¹⁾	Gate-source breakdown voltage	Igs=± 1 mA (open drain)	30			٧

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components

5//

^{2.} Pulsed: Pulse duration = $300 \mu s$, duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220 / Figure 3. Thermal impedance for TO-220 / I²PAK




Figure 4. Safe operating area for TO-220FP Figure

Figure 5. Thermal impedance for TO-220FP




Figure 6. Safe operating area for IPAK/DPAK Figure 7. Thermal impedance for IPAK/DPAK





Figure 8. Output characteristics

Figure 9. Transfer characteristics







Figure 10. Normalized \mathbf{B}_{VDSS} vs temperature

Figure 11. Static drain-source on resistance







Figure 12. Gate charge vs gate-source voltage Figure 13. Capacitance variations







Figure 14. Normalized gate threshold voltage Fi vs temperature

Figure 15. Normalized on resistance vs temperature








Figure 16. Source-drain diode forward characteristics

Figure 17. Maximum avalanche energy vs temperature





3 Test circuits

Figure 18. Switching times test circuit for resistive load

Figure 19. Gate charge test circuit




Figure 20. Test circuit for inductive load switching and diode recovery times

Figure 21. Unclamped Inductive load test circuit





Figure 22. Unclamped inductive waveform

Figure 23. Switching time waveform




4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

TO-220 mechanical data


Dim		mm			inch	
DIM	Min	Тур	Max	Min	Тур	Max
А	4.40		4.60	0.173		0.181
b	0.61		0.88	0.024		0.034
b1	1.14		1.70	0.044		0.066
С	0.48		0.70	0.019		0.027
D	15.25		15.75	0.6		0.62
D1		1.27			0.050	
Е	10		10.40	0.393		0.409
е	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
F	1.23		1.32	0.048		0.051
H1	6.20		6.60	0.244		0.256
J1	2.40		2.72	0.094		0.107
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L20		16.40			0.645	
L30		28.90			1.137	
ØP	3.75		3.85	0.147		0.151
Q	2.65		2.95	0.104		0.116






TO-220FP mechanical data

Dim.	mm.			inch		
	Min.	Тур	Max.	Min.	Тур.	Max.
Α	4.40		4.60	0.173		0.181
В	2.5		2.7	0.098		0.106
D	2.5		2.75	0.098		0.108
E	0.45		0.70	0.017		0.027
F	0.75		1.00	0.030		0.039
F1	1.15		1.50	0.045		0.067
F2	1.15		1.50	0.045		0.067
G	4.95		5.20	0.195		0.204
G1	2.40		2.70	0.094		0.106
Н	10		10.40	0.393		0.409
L2		16			0.630	
L3	28.6		30.6	1.126		1.204
L4	9.80		10.60	0.385		0.417
L5	2.9		3.6	0.114		0.141
L6	15.90		16.40	0.626		0.645
L7	9		9.30	0.354		0.366
Dia	3		3.2	0.118		0.126




TO-251	(IPAK)	mechanical	data
--------	--------	------------	------

DIM.	mm.				
DIIVI.	min.	typ	max.		
Α	2.20		2.40		
A1	0.90		1.10		
b	0.64		0.90		
b2			0.95		
b4	5.20		5.40		
С	0.45		0.60		
c2	0.48		0.60		
D	6.00		6.20		
E	6.40		6.60		
е		2.28			
e1	4.40		4.60		
Н		16.10			
L	9.00		9.40		
(L1)	0.80		1.20		
L2		0.80			
V1		10 °			




TO-252 (DPAK) mechanical data

DIM.		mm.	
DIIVI.	min.	typ	max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1		5.10	
E	6.40		6.60
E1		4.70	
е		2.28	
e1	4.40		4.60
Н	9.35		10.10
L	1		
L1		2.80	
L2		0.80	
L4	0.60		1
R		0.20	
V2	0 °		8 °




5 Packaging mechanical data

DPAK FOOTPRINT



TAPE AND REEL SHIPMENT



6 Revision history

Table 10. Document revision history

Date	Revision	Changes
16-Jun-2005	1	First release
06-Sep-2005	2	Inserted ecopack indication
03-Oct-2005	3	Corrected value on Table 2
23-Mar-2006	4	Complete version. New template
15-Sep-2008	5	Inserted new package: TO-220FP

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577