

STS1DN45K3

Dual N-channel 450 V, 3.2 Ω, 0.5 A SuperMESH3TM Power MOSFET in SO-8

Preliminary data

Features

Туре	V _{DSS}	R _{DS(on)} max	I _D	P _w
STS1DN45K3	450 V	< 3.8 Ω	0.5 A	1.7 W

- 100% avalanche tested
- Low input capacitances and gate charge
- Low gate input resistance

Application

■ Switching applications

Description

SuperMESH3™ is a new Power MOSFET technology that is obtained via improvements applied to STMicroelectronics' SuperMESH™ technology combined with a new optimized vertical structure. The resulting product has an extremely low on resistance, superior dynamic performance and high avalanche capability, making it especially suitable for the most demanding applications.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Order codes Marking		Packaging	
STS1DN45K3	11145	SO-8	Tape and reel	

April 2010 Doc ID 17338 Rev 1 1/10

Contents STS1DN45K3

Contents

1	Electrical ratings
2	Electrical characteristics 4
3	Test circuits 6
4	Package mechanical data
5	Revision history
	Obsolete F.
	Product(s)
Obso	Electrical ratings 3 Electrical characteristics 4 Test circuits 6 Package mechanical data 7 Revision history 9



STS1DN45K3 **Electrical ratings**

Electrical ratings 1

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage (V _{GS} = 0)	450	V
V _{GS}	Gate-source voltage	± 30	٧
I _D	Drain current (continuous) at T _C = 25 °C	0.5	Α
I _D	Drain current (continuous) at T _C = 100 °C	0.32	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	2	Α
В	Total dissipation at T _C = 25 °C (dual operation)	1.7	W
P _{TOT}	Total dissipation at T _C = 25 °C (single operation)	1.3	W
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by $\mathbf{T}_{\mathbf{j}}$ max)	0.5	Α
E _{AS}	Single pulse avalanche energy (starting $T_j = 25^{\circ}C$, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	TBD	mJ
dv/dt (2)	Peak diode recovery voltage slope	TBD	V/ns
T _{stg}	Storage temperature	- 55 to 150	°C
T _j	Max. operating junction temperature	150	°C

Pulse width limited by safe operating area

Table 3. Thermal data

Symbol	Parameter	Value	Unit	
R _{thj-amb} ⁽¹⁾	Thermal resistance junction-amb max (single operation)	62.5	°C/W	
□thj-amb` ′	Thermal resistance junction-amb max (dual operation)	78	°C/W	
When mounted on FR4 board (steady state)				

^{2.} $I_{SD} \leq 0.5 \text{ A, di/dt} \leq \text{TBD A/}\mu\text{s, V}_{Peak} < V_{(BR)DSS}$

Electrical characteristics STS1DN45K3

Electrical characteristics 2

(T_C = 25 °C unless otherwise specified)

Table 4. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0	450			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = Max rating V _{DS} = Max rating, T _C =125 °C			1 50	μA μA
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 20 V		(±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 50 \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 0.5 A	70	3.2	3.8	Ω
Table 5.	Dynamic	colete				
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit

Table 5. **Dynamic**

	Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0$	-	150 30 6	-	pF pF pF
	C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 360 V, V _{GS} = 0	•	TBD	1	pF
10	C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	1 V _{DS} = 0 to 360 V, V _{GS} = 0	1	TBD	1	pF
-WSO!	R_{G}	Intrinsic gate resistance	f = 1 MHz open drain	-	TBD	-	Ω
Oh	Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	V_{DD} = 360 V, I_D = 0.5 A, V_{GS} = 10 V (see <i>Figure 3</i>)	-	6 TBD TBD	-	nC nC nC

^{1.} Time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

4/10 Doc ID 17338 Rev 1

^{2.} Energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
$t_{d(on)}$ t_{r} $t_{d(off)}$ t_{f}	Turn-on delay time Rise time Turn-off-delay time Fall time	$V_{DD} = 225 \text{ V}, I_{D} = 0.5 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 4</i>)	-	TBD TBD TBD TBD	-	ns ns ns ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current Source-drain current (pulsed)		-	, C	0.5 2	A A
V _{SD} (2)	Forward on voltage	$I_{SD} = 0.5 \text{ A}, V_{GS} = 0$	- 6	10	1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 0.5 \text{ A, di/dt} = 100 \text{ A/µs}$ $V_{DD} = 100 \text{ V (see } Figure 7)$		TBD TBD TBD		ns nC A
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 0.5 \text{ A, di/dt} = 100 \text{ A/µs}$ $V_{DD} = 100 \text{ V, T}_j = 150 \text{ °C}$ (see <i>Figure 7</i>)	-	TBD TBD TBD		ns nC A

^{1.} Pulse width limited by safe operating area

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-source breakdown voltage	Igs=± 1 mA (open drain)	30			٧

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components

^{2.} Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%

Test circuits STS1DN45K3

3 Test circuits

Figure 2. Switching times test circuit for resistive load

Figure 3. Gate charge test circuit




Figure 4. Test circuit for inductive load switching and diode recovery times

Figure 5. Unclamped inductive load test circuit





Figure 6. Unclamped inductive waveform

Figure 7. Switching time waveform



6/10 Doc ID 17338 Rev 1

4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.


Obsolete Product(s). Obsolete Product(s)

577

Doc ID 17338 Rev 1

SO-8 mechanical data

Dim	mm			
Dim.	Min.	Тур.	Max.	
A			1.75	
A1	0.10		0.25	
A2	1.25			
b	0.28		0.48	
С	0.17		0.23	
D	4.80	4.90	5.00	
E	5.80	6.00	6.20	
E1	3.80	3.90	4.00	
е		1.27	1,10	
h	0.25		0.50	
L	0.40	- *(1.27	
L1		1.04		
k	0°		8°	
ccc		×C	0.10	



5/

STS1DN45K3 Revision history

5 Revision history

Table 9. Document revision history

Date	Revision	Changes
07-Apr-2010	1	First release



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

10/10 Doc ID 17338 Rev 1

