

STB22NS25Z - STP22NS25Z

N-channel 250V - 0.13 Ω - 22A - TO-220 / D²PAK Zener-protected MESH OVERLAY™ Power MOSFET

General features

Туре	V _{DSS} R _{DS(on)}		I _D
STB22NS25Z	250V	<0.15Ω	22A
STP22NS25Z	250V	<0.15Ω	22A


- 100% avalanche tested
- Extremely high dv/dt capability

Description


Using the latest high voltage MESH OVERLAY™ process, STMicroelectronics has designed an advanced family of Power MOSFETs with outstanding performance. The new patented STrip layout coupled with the Company's proprietary edge termination structure, makes it suitable in coverters for lighting applications.

Applications

■ Switching application



Internal schematic diagram



Order codes

Part number	Marking	Package	Packaging
STB22NS25Z	B22NS25Z	D ² PAK	Tape & reel
STP22NS25Z	P22NS25Z	TO-220	Tube

June 2006 Rev 2 1/14

Contents

1	Electrical ratings	. 3
2	Electrical characteristics	
3	Test circuits	. 8
4	Package mechanical data	. 9
5	Revision history	
Obsol	Electrical characteristics 2.1 Electrical characteristics (curves) Test circuits Package mechanical data Revision history	

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage (V _{GS} = 0)	250	V
V _{DGR}	Drain-gate voltage ($R_{GS} = 20 \text{ k}\Omega$)	250	V
V _{GS}	Gate- source voltage	± 20	V
I _D	Drain current (continuos) at T _C = 25°C	22	Α
I _D	Drain current (continuos) at T _C = 100°C	13.9	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	88	Α
P _{TOT}	Total dissipation at T _C = 25°C	135	W
	Derating factor	1.07	W/°C
V _{ESD(G-S)}	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	2500	V
dv/dt (2)	Peak diode recovery voltage slope	5	V/ns
T _{stg}	Storage temperature	–55 to 150	°C
T _j	Max. operating junction temperature	-55 to 150	

^{1.} Pulse width limited by safe operating area

Table 2. Thermal data

Rthj-case	Thermal resistance junction-case Max	0.93	°C/W
Rthj-amb	Thermal resistance junction-ambient Max	62.5	°C/W
TiO	Maximum lead temperature for soldering purpose	300	°C

Table 3. Avalanche Characteristics

Symbol	Parameter	Max value	Unit
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max)	22	Α
E _{AS}	Single pulse avalanche energy (starting $T_j = 25^{\circ}C$, $I_D = I_{AR}$, $V_{DD} = 50V$, $R_g = 47\Omega$)	350	mJ

^{2.} $I_{SD} \le 22A$, $di/dt \le 200A/\mu s$, $V_{DD} = 80\% \ V_{(BR)DSS}$

Electrical characteristics 2

(Tcase =25°C unless otherwise specified)

Table 4. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_D = 250\mu A, V_{GS} = 0$	250			٧
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V_{DS} = Max rating V_{DS} = Max rating, T_{C} = 125°C			10 100	μA μA
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	$V_{GS} = \pm 18V$		0,0	±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250\mu A$	2	3	4	٧
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10V, I _D = 11A	ίO,	0.13	0.15	Ω

Table 5. **Dynamic**

	Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	g _{fs} ⁽¹⁾	Forward transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max},$ $I_D = 11A$		22		S
	C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25V$, $f = 1MHz$, $V_{GS} = 0$		2400 340 120		pF pF pF
	$egin{array}{c} Q_{ m g} \ Q_{ m gs} \ Q_{ m gd} \end{array}$	Total gate charge Gate-source charge Gate-drain charge	V_{DD} = 200V, I_{D} = 20A, V_{GS} = 10V (see Figure 13)		108 11 40	151	nC nC nC
Obsole	X V j	tulse duration = 300 µs, duty o	cycle 1.5 %				

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
t _{d(on)} t _r	Turn-on delay time Rise time	V_{DD} = 125V, I_D = 11A R_G = 4.7 Ω V_{GS} = 10V (see Figure 12)		20 30		ns ns
t _{d(Voff)}	Turn-off- delay time Fall time	V_{DD} = 125V, I_D = 11 A, R_G = 4.7 Ω , V_{GS} = 10V (see Figure 12)		100 78		ns ns
t _{r(Voff)} t _f t _C	Off-voltage rise time Fall time Cross-over time	V_{clamp} = 200V, I_D = 22 A, R_G = 4.7 Ω , V_{GS} = 10V (see Figure 12)		37 65 110	iĠ	ns ns ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions Min. T		Тур.	Max.	Unit
I _{SD}	Source-drain current				22	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)	9/2			88	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 22 A, V _{GS} = 0			1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I_{SD} = 22 A, di/dt = 100A/µs V_{DD} = 50V, T_j = 150°C (see Figure 17)		292 3065 21		ns nC A

- 1. Pulse width limited by safe operating area.
- 2. Pulsed: Pulse duration = 300 μ s, duty cycle 1.5 %

Table 8. Gate-source zener diode

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
BV _{GSO} ⁽¹⁾	Gate-source breakdown voltage	Igs=± 500μA (open drain)	20			٧

 The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components

2.1 Electrical characteristics (curves)

Figure 1. Safe operating area

Figure 2. Thermal impedance




Figure 3. Output characterisics

Figure 4. Transfer characteristics




Figure 5. Transconductance

Figure 6. Static drain-source on resistance




Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage Figure 9. vs temperature

Figure 10. Normalized on resistance vs temperature





Figure 11. Source-drain diode forward characteristics



3 Test circuits

Figure 12. Switching times test circuit for resistive load

Figure 13. Gate charge test circuit




Figure 14. Test circuit for inductive load switching and diode recovery times

Figure 15. Unclamped Inductive load test circuit





Figure 16. Unclamped inductive waveform

Figure 17. Switching time waveform



477

4 Package mechanical data


In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

Obsolete Product(s). Obsolete Product(s)

577


TO-220 MECHANICAL DATA

DIM.		mm.			inch	
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α	4.40		4.60	0.173		0.181
b	0.61		0.88	0.024		0.034
b1	1.15		1.70	0.045		0.066
С	0.49		0.70	0.019		0.027
D	15.25		15.75	0.60		0.620
E	10		10.40	0.393		0.409
е	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194	11	0.202
F	1.23		1.32	0.048		0.052
H1	6.20		6.60	0.244	40	0.256
J1	2.40		2.72	0.094		0.107
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L20		16.40		0,0	0.645	
L30		28.90			1.137	
øΡ	3.75		3.85	0.147		0.151
Q	2.65		2.95	0.104		0.116



D²PAK MECHANICAL DATA


DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А	4.4		4.6	0.173		0.181
A1	2.49		2.69	0.098		0.106
A2	0.03		0.23	0.001		0.009
В	0.7		0.93	0.027		0.036
B2	1.14		1.7	0.044		0.067
С	0.45		0.6	0.017	11	0.023
C2	1.23		1.36	0.048	~(),	0.053
D	8.95		9.35	0.352	10	0.368
D1		8			0.315	
E	10		10.4	0.393		
E1		8.5		(6)	0.334	
G	4.88		5.28	0.192		0.208
L	15		15.85	0.590		0.625
L2	1.27		1.4	0.050		0.055
L3	1.4		1.75	0.055		0.068
М	2.4	91	3.2	0.094		0.126
R		0.4			0.015	
V2	0º		4º			




57

Packaging mechanical data 5

D²PAK FOOTPRINT



TAPE AND REEL SHIPMENT



6 Revision history

Table 9.

Date	Revision	Changes
06-Jun-2006	2	New template

Obsolete Product(s). Obsolete Product(s)

577

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

477