

N-channel 800 V, 2.1 Ω typ., 2.5 A MDMesh™ K5 Power MOSFET in a PowerFLAT™ 5x6 VHV package

Datasheet - production data





Figure 1. Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)max} .	I _D
STL4N80K5	800 V	2.5Ω	2.5 A

- Industry's lowest R_{DS(on)} x area
- Industry's best figure of merit (FoM)
- Ultra low gate charge
- 100% avalanche tested
- Zener protected

Applications

· Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in onresistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1. Device summary

Order code	Marking	Package	Packaging
STL4N80K5	4N80K5	PowerFLAT™ 5x6 VHV	Tape and reel

Contents STL4N80K5

Contents

1	Electrical ratings	. 3
2	Electrical characteristics	. 4
	2.1 Electrical characteristics (curves)	. 6
3	Test circuits	. 9
4	Package mechanical data	10
5	Packaging mechanical data	14
6	Revision history	16



STL4N80K5 Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	± 30	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	2.5	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	1.55	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	10	Α
P _{TOT} ⁽¹⁾	Total dissipation at T _C = 25 °C	38	W
I _{AR}	Avalanche current, repetitive or not- repetitive (pulse width limited by T _j max)	1	А
E _{AS}	Single pulse avalanche energy (starting $T_i = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)		mJ
dv/dt (3)	Peak diode recovery voltage slope	4.5	V/ns
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
T _{stg}	Storage temperature - 55 to 150		°C
T _j	Operating junction temperature	- 33 10 130	°C

^{1.} The value is limited by package.

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	3.3	°C/W
R _{thj-amb} ⁽¹⁾	Thermal resistance junction-amb max	59	°C/W

^{1.} When mounted on 1inch² FR-4 board, 2 oz Cu.

^{2.} Pulse width limited by safe operating area.

^{3.} $I_{SD} \le 2.5 \text{ A, di/dt} \le 100 \text{ A/}\mu\text{s, } V_{DS(peak)} \le V_{(BR)DSS}$

 $^{4. \}quad V_{DS} \leq 640 \ V$

Electrical characteristics STL4N80K5

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage (V _{GS} = 0)	I _D = 1 mA	800			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = 800 V V _{DS} = 800 V, T _C =125 °C			1 50	μA μA
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 20 V			± 10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 1.5 A		2.1	2.5	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	175	-	pF
C _{oss}	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	20	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0$	-	1	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V - 0 to 640 V V - 0	-	26	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$	-	11	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz, I _D =0	-	15	-	Ω
Qg	Total gate charge	V _{DD} = 640 V, I _D = 3 A,	-	10.5	-	nC
Q_{gs}	Gate-source charge	V _{GS} = 10 V	-	2	-	nC
Q _{gd}	Gate-drain charge	(see Figure 16)	-	7.5	-	nC

^{1.} $C_{oss\ eq.}$ time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

5/

^{2.} $C_{oss\ eq.}$ energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 400 V, I _D = 1.5 A,	-	16.5	-	ns
t _r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	15	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 15),	-	36	-	ns
t _f	Fall time	(see <i>Figure 20</i>)	-	21	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		2.5	Α
I _{SDM}	Source-drain current (pulsed)		-		10	Α
V _{SD} ⁽¹⁾	Forward on voltage	$I_{SD} = 3 \text{ A}, V_{GS} = 0$	-		1.5	V
t _{rr}	Reverse recovery time	0.0 11/14 400.0/	-	242		ns
Q_{rr}	Reverse recovery charge	I _{SD} = 3 A, di/dt = 100 A/μs V _{DD} = 60 V (see <i>Figure 17</i>)	-	1.42		μC
I _{RRM}	Reverse recovery current	Top of t (cost igaic ii)	-	12		Α
t _{rr}	Reverse recovery time	I _{SD} = 3 A, di/dt = 100 A/μs	-	373		ns
Q _{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 ^{\circ}\text{C}$	-	1.98		μC
I _{RRM}	Reverse recovery current	(see Figure 17)	-	10.5		Α

^{1.} Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	I_{GS} = ± 1mA, I_{D} =0	30	ı	1	V

The built-in back-to-back Zener diodes have been specifically designed to enhance the ESD capability of the device. The Zener voltage is appropriate for efficient and cost-effective intervention to protect the device integrity. These integrated Zener diodes thus eliminate the need for external components.

Electrical characteristics STL4N80K5

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

10 μs

Figure 3. Thermal impedance




Figure 4. Output characteristics


10

0.1

100

V_{DS}(V)

Figure 5. Transfer characteristics








Figure 6. Gate charge vs gate-source voltage

Figure 7. Static drain-source on-resistance






DocID025574 Rev 2

Figure 8. Capacitance variations

Figure 9. Output capacitance stored energy







Figure 10. Normalized gate threshold voltage vs. temperature

Figure 11. Normalized on-resistance vs. temperature








Figure 12. Drain-source diode forward characteristics


Figure 13. Normalized V_{DS} vs. temperature





Electrical characteristics STL4N80K5

Figure 14. Maximum avalanche energy vs. starting $\mathbf{T}_{\mathbf{J}}$





STL4N80K5 Test circuits

3 Test circuits

Figure 15. Switching times test circuit for resistive load

Figure 16. Gate charge test circuit




Figure 17. Test circuit for inductive load switching and diode recovery times

Figure 18. Unclamped inductive load test circuit





Figure 19. Unclamped inductive waveform

Figure 20. Switching time waveform





4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

57/




Figure 21. PowerFLAT™ 5x6 VHV

5/

DocID025574 Rev 2

Table 9. PowerFLAT™ 5x6 VHV mechanical data

DIM	mm.				
Dim	min.	typ.	max.		
А	0.80		1.00		
A1	0.02		0.05		
A2		0.25			
b	0.30		0.50		
D	5.00	5.20	5.40		
Е	5.95	6.15	6.35		
D2	4.30	4.40	4.50		
E2	2.40	2.50	2.60		
е		1.27			
L	0.50	0.55	0.60		
К	2.60	2.70	2.80		




Figure 22. PowerFLAT™ 5x6 VHV (dimensions are in mm)


8234350_Tape_rev_C

5 Packaging mechanical data

P₀ 4.0±0.1 (II) T (0.30±0.05) E₁ -- 1.75±0.1 Do Ø1.55±0.05 F(5.50±0.1)(III) W(12.00±0.3) P1(8.00±0.1) Ko (1.20±0.1) SECTION Y-Y (I) Measured from centerline of sprocket hole to centerline of pocket. Base and bulk quantity 3000 pcs All dimensions are in millimeters (II) Cumulative tolerance of 10 sprocket holes is $\pm\ 0.20$. (III) Measured from centerline of sprocket hole to centerline of pocket.

Figure 23. PowerFLAT™ 5x6 tape

Figure 24. PowerFLAT™ 5x6 package orientation in carrier tape



DocID025574 Rev 2 14/17




Figure 25. PowerFLAT™ 5x6 reel



Revision history STL4N80K5

6 Revision history

Table 10. Document revision history

Date	Revision	Changes
22-Nov-2013	1	First release.
14-May-2015	2	Updated title, features and description in cover page. Updated 3: Test circuits. Updated Figure 7.: Static drain-source on-resistance, Figure 8.: Capacitance variations and Figure 14.: Maximum avalanche energy vs. starting TJ. Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved



DocID025574 Rev 2