


N-channel 800 V, 3.7 Ω typ., 1.5 A MDmesh™ K5 Power MOSFET in a PowerFLAT™ 5x6 VHV package

Datasheet - production data



Figure 1. Internal schematic diagram



Features

| Order code | V_{DS} | $R_{DS(on)max.}$ | I_D |
|------------|----------|------------------|-------|
| STL2N80K5 | 800 V | 4.5 Ω | 1.5 A |

- Industry's lowest $R_{DS(on)}$
- Industry's best figure of merit (FoM)
- Ultra low gate charge
- 100% avalanche tested
- Zener-protected

Applications

- Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1. Device summary

| Order code | Marking | Packages | Packaging |
|------------|---------|--------------------|---------------|
| STL2N80K5 | 2N80K5 | PowerFLAT™ 5x6 VHV | Tape and reel |

Contents

| | | |
|----------|---|-----------|
| 1 | Electrical ratings | 3 |
| 2 | Electrical characteristics | 4 |
| 2.1 | Electrical characteristics (curves) | 6 |
| 3 | Test circuits | 9 |
| 4 | Package mechanical data | 10 |
| 5 | Packaging mechanical data | 14 |
| 6 | Revision history | 16 |



1 Electrical ratings

Table 2. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|--------------------|--|-------------|------------------|
| V_{GS} | Gate-source voltage | ± 30 | V |
| $I_D^{(1)}$ | Drain current (continuous) at $T_C = 25\text{ }^\circ\text{C}$ | 1.5 | A |
| $I_D^{(1)}$ | Drain current (continuous) at $T_C = 100\text{ }^\circ\text{C}$ | 1 | A |
| $I_{DM}^{(1),(2)}$ | Drain current (pulsed) | 6 | A |
| $P_{TOT}^{(1)}$ | Total dissipation at $T_C = 25\text{ }^\circ\text{C}$ | 33 | W |
| $I_{AR}^{(3)}$ | Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max) | 0.5 | A |
| $E_{AS}^{(4)}$ | Single pulse avalanche energy (starting $T_j = 25\text{ }^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50\text{ V}$) | 60.5 | mJ |
| $dv/dt^{(5)}$ | Peak diode recovery voltage slope | 4.5 | V/ns |
| $dv/dt^{(6)}$ | MOSFET dv/dt ruggedness | 50 | V/ns |
| T_{stg} | Storage temperature | - 55 to 150 | $^\circ\text{C}$ |
| T_j | Max. operating junction temperature | | $^\circ\text{C}$ |

1. The value is rated according to $R_{thj-case}$ and limited by package.
2. Pulse width limited by safe operating area.
3. Pulse width limited by T_{jmax}
4. Starting $T_j=25\text{ }^\circ\text{C}$, $I_D=I_{AR}$, $V_{DD}=50\text{ V}$
5. $I_{SD} \leq 1.5\text{ A}$, $di/dt \leq 100\text{ A}/\mu\text{s}$, $V_{DS(peak)} \leq V_{(BR)DSS}$
6. $V_{DS} \leq 640\text{ V}$

Table 3. Thermal data

| Symbol | Parameter | Value | Unit |
|---------------------|--------------------------------------|-------|---------------------------|
| $R_{thj-case}$ | Thermal resistance junction-case max | 3.7 | $^\circ\text{C}/\text{W}$ |
| $R_{thj-amb}^{(1)}$ | Thermal resistance junction-amb max | 59 | $^\circ\text{C}/\text{W}$ |

1. When mounted on 1inch² FR-4 board, 2 oz Cu.

2 Electrical characteristics

($T_C = 25\text{ °C}$ unless otherwise specified)

Table 4. On /off states

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|---------------|------------------------------------|---|------|------|----------|---------------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage | $V_{GS} = 0, I_D = 1\text{ mA}$ | 800 | | | V |
| I_{DSS} | Zero gate voltage drain current | $V_{GS} = 0, V_{DS} = 800\text{ V}$ | | | 1 | μA |
| | | $V_{DS} = 800\text{ V}, T_C = 125\text{ °C}$ | | | 50 | μA |
| I_{GSS} | Gate-body leakage current | $V_{DS} = 0, V_{GS} = \pm 20\text{ V}$ | | | ± 10 | μA |
| $V_{GS(th)}$ | Gate threshold voltage | $V_{DS} = V_{GS}, I_D = 100\text{ }\mu\text{A}$ | 3 | 4 | 5 | V |
| $R_{DS(on)}$ | Static drain-source on- resistance | $V_{GS} = 10\text{ V}, I_D = 1\text{ A}$ | | 3.7 | 4.5 | Ω |

Table 5. Dynamic

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-------------------|---------------------------------------|--|------|------|------|----------|
| C_{iss} | Input capacitance | $V_{GS} = 0, V_{DS} = 100\text{ V},$ $f = 1\text{ MHz}$ | - | 105 | - | pF |
| C_{oss} | Output capacitance | | - | 8 | - | pF |
| C_{rss} | Reverse transfer capacitance | | - | 0.5 | - | pF |
| $C_{o(tr)}^{(1)}$ | Equivalent capacitance time related | $V_{GS} = 0, V_{DS} = 0\text{ to }640\text{ V}$ | - | 16 | - | pF |
| $C_{o(er)}^{(2)}$ | Equivalent capacitance energy related | | - | 7 | - | pF |
| R_G | Intrinsic gate resistance | $f = 1\text{ MHz}, I_D = 0$ | - | 18 | - | Ω |
| Q_g | Total gate charge | $V_{DD} = 640\text{ V}, I_D = 2\text{ A},$ $V_{GS} = 10\text{ V}$ (see Figure 16) | - | 5 | - | nC |
| Q_{gs} | Gate-source charge | | - | 1 | - | nC |
| Q_{gd} | Gate-drain charge | | - | 3.7 | - | nC |

1. $C_{oss\text{ eq}}$ time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}
2. $C_{oss\text{ eq}}$ energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

| Symbol | Parameter | Test conditions | Min. | Typ. | Max | Unit |
|--------------|---------------------|---|------|------|-----|------|
| $t_{d(on)}$ | Turn-on delay time | $V_{DD} = 400\text{ V}$, $I_D = 1\text{ A}$, $R_G = 4.7\ \Omega$, $V_{GS} = 10\text{ V}$ (see Figure 15), (see Figure 20) | - | 8 | - | ns |
| t_r | Rise time | | - | 12 | - | ns |
| $t_{d(off)}$ | Turn-off delay time | | - | 19 | - | ns |
| t_f | Fall time | | - | 32 | - | ns |

Table 7. Source drain diode

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|----------------|-------------------------------|--|------|------|------|---------------|
| I_{SD} | Source-drain current | | - | | 1.5 | A |
| I_{SDM} | Source-drain current (pulsed) | | - | | 6 | A |
| $V_{SD}^{(1)}$ | Forward on voltage | $V_{GS} = 0$, $I_{SD} = 2\text{ A}$ | - | | 1.5 | V |
| t_{rr} | Reverse recovery time | $I_{SD} = 2\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$ $V_{DD} = 60\text{ V}$ (see Figure 17) | - | 255 | | ns |
| Q_{rr} | Reverse recovery charge | | - | 1 | | μC |
| I_{RRM} | Reverse recovery current | | - | 8 | | A |
| t_{rr} | Reverse recovery time | $I_{SD} = 2\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$ $V_{DD} = 60\text{ V}$, $T_j = 150\text{ }^\circ\text{C}$ (see Figure 17) | - | 285 | | ns |
| Q_{rr} | Reverse recovery charge | | - | 1.45 | | μC |
| I_{RRM} | Reverse recovery current | | - | 7.5 | | A |

1. Pulsed: pulse duration = 300 μs , duty cycle 1.5%

Table 8. Gate-source Zener diode

| Symbol | Parameter | Test conditions | Min | Typ. | Max | Unit |
|---------------|-------------------------------|--|-----|------|-----|------|
| $V_{(BR)GSO}$ | Gate-source breakdown voltage | $I_{GS} = \pm 1\text{ mA}$, $I_D = 0$ | 30 | - | - | V |

The built-in back-to-back Zener diodes have specifically been designed to enhance the device's ESD capability. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area




Figure 3. Thermal impedance




Figure 4. Output characteristics




Figure 5. Transfer characteristics




Figure 6. Gate charge vs gate-source voltage




Figure 7. Static drain-source on-resistance




Figure 8. Capacitance variations




Figure 9. Output capacitance stored energy




Figure 10. Normalized gate threshold voltage vs temperature




Figure 11. Normalized on-resistance vs temperature




Figure 12. Normalized V(BR)DSS vs temperature




Figure 13. Source-drain diode forward characteristics





Figure 14. Maximum avalanche energy vs starting T_J



3 Test circuits

Figure 15. Switching times test circuit for resistive load



Figure 16. Gate charge test circuit




Figure 17. Test circuit for inductive load switching and diode recovery times




Figure 18. Unclamped inductive load test circuit




Figure 19. Unclamped inductive waveform





Figure 20. Switching time waveform



4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

Figure 21. PowerFLAT™ 5x6 VHV





Table 9. PowerFLAT™ 5x6 VHV mechanical data

| DIM | mm. | | |
|-----|------|------|------|
| | min. | typ. | max. |
| A | 0.80 | | 1.00 |
| A1 | 0.02 | | 0.05 |
| A2 | | 0.25 | |
| b | 0.30 | | 0.50 |
| D | 5.00 | 5.20 | 5.40 |
| E | 5.95 | 6.15 | 6.35 |
| D2 | 4.30 | 4.40 | 4.50 |
| E2 | 2.40 | 2.50 | 2.60 |
| e | | 1.27 | |
| L | 0.50 | 0.55 | 0.60 |
| K | 2.60 | 2.70 | 2.80 |
| aaa | | 0.15 | |
| bbb | | 0.15 | |
| ccc | | 0.10 | |
| eee | | 0.10 | |

Figure 22. PowerFLAT™ 5x6 VHV (dimensions are in mm)



5 Packaging mechanical data

Figure 23. PowerFLAT™ 5x6 tape




Figure 24. PowerFLAT™ 5x6 package orientation in carrier tape.





Figure 25. PowerFLAT™ 5x6 reel



6 Revision history

Table 10. Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 09-Aug-2013 | 1 | First release. |
| 24-Jul-2014 | 2 | <ul style="list-style-type: none"> – Modified: title – Modified: Features table – Modified: I_D, I_{DM}, P_{TOT}, I_{AR}, E_{AS} values and note 5 in <i>Table 2</i> – Modified: $R_{thj-case}$ value in <i>Table 3</i> – Modified: $R_{DS(on)}$ values in <i>Table 4</i> – Modified: the entire typical values in <i>Table 5</i>, <i>6</i> and <i>7</i> – Added: <i>Section 2.1: Electrical characteristics (curves)</i> – Minor text changes. |
| 25-Sep-2015 | 3 | <ul style="list-style-type: none"> – Updated title in cover page. – Updated <i>Figure 6</i>, <i>Figure 7</i> and <i>Figure 8</i>. – Minor text changes. |

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved

