STL2N80K5

## N-channel 800 V, 3.7 Ω typ., 1.5 A MDmesh™ K5 Power MOSFET in a PowerFLAT™ 5x6 VHV package

Datasheet - production data

PowerFLAT™ 5x6 VHV

Features

Order code	V_{DS}	$R_{DS(on)}$max.	I_D
STL2N80K5	800 V	4.5 Ω	1.5 A

- Industry's lowest $R_{DS(on)}$
- Industry's best figure of merit (FoM)
- Ultra low gate charge
- 100% avalanche tested
- Zener-protected

Applications

- Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Figure 1. Internal schematic diagram

D(5, 6, 7, 8)

G(4)

S(1, 2, 3)

Top View

AM15540v1

Table 1. Device summary

Order code	Marking	Packages	Packaging
STL2N80K5	2N80K5	PowerFLAT™ 5x6 VHV	Tape and reel

This is information on a product in full production.

www.st.com

Contents

1   Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	± 30	V
I_D [1]	Drain current (continuous) at T_C = 25 °C	1.5	A
I_D [1]	Drain current (continuous) at T_C = 100 °C	1	A
I_{DM} [1],[2]	Drain current (pulsed)	6	A
P_{TOT}[1]	Total dissipation at T_C = 25 °C	33	W
I_{AR}[3]	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max)	0.5	A
E_{AS}[4]	Single pulse avalanche energy (starting T_j = 25 °C, I_D = I_{AR}, V_{DD} = 50 V)	60.5	mJ
dv/dt [5]	Peak diode recovery voltage slope	4.5	V/ns
dv/dt [6]	MOSFET dv/dt ruggedness	50	V/ns
T_{stg}	Storage temperature	- 55 to 150	°C
T_j	Max. operating junction temperature		°C

1. The value is rated according to $R_{thj-case}$ and limited by package.

2. Pulse width limited by safe operating area.

3. Pulse width limited by T_{jmax}

4. Starting T_j=25 °C, I_D=I_{AR}, V_{DD}=50 V

5. $I_{SD} \leq 1.5$ A, di/dt $\leq$ 100 A/µs, $V_{DS(peak)} \leq V_{(BR)DSS}$

6. $V_{DS} \leq 640$ V

Table 3. Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case max	3.7	°C/W
$R_{thj-amb}$[1]	Thermal resistance junction-amb max	59	°C/W

1. When mounted on 1inch² FR-4 board, 2 oz Cu.

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4. On /off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V_{GS} = 0, I_D = 1 mA	800			V
I_{DSS}	Zero gate voltage drain current	V_{GS} = 0, V_{DS} = 800 V			1	µA
		V_{DS} = 800 V, T_C=125 °C			50	µA
I_{GSS}	Gate-body leakage current	V_{DS} = 0, V_{GS} = ± 20 V			± 10	µA
$V_{GS(th)}$	Gate threshold voltage	V_{DS} = V_{GS}, I_D = 100 µA	3	4	5	V
$R_{DS(on)}$	Static drain-source on- resistance	V_{GS} = 10 V, I_D = 1 A		3.7	4.5	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	V_{GS} = 0, V_{DS} = 100 V, f = 1 MHz	-	105	-	pF
C_{oss}	Output capacitance		-	8	-	pF
C_{rss}	Reverse transfer capacitance		-	0.5	-	pF
$C_{o(tr)}$[1]	Equivalent capacitance time related	V_{GS} = 0, V_{DS} = 0 to 640 V	-	16	-	pF
$C_{o(er)}$[2]	Equivalent capacitance energy related		-	7	-	pF
R_G	Intrinsic gate resistance	f = 1 MHz, I_D=0	-	18	-	Ω
Q_g	Total gate charge	V_{DD} = 640 V, I_D = 2 A, V_{GS} = 10 V (see *Figure 16*)	-	5	-	nC
Q_{gs}	Gate-source charge		-	1	-	nC
Q_{gd}	Gate-drain charge		-	3.7	-	nC

1. $C_{oss\ eq.}$ time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

2. $C_{oss\ eq.}$ energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max	Unit
$t_{d(on)}$	Turn-on delay time	V_{DD} = 400 V, I_D = 1 A, R_G = 4.7 Ω, V_{GS} = 10 V (see *Figure 15*), (see *Figure 20*)	-	8	-	ns
t_r	Rise time		-	12	-	ns
$t_{d(off)}$	Turn-off delay time		-	19	-	ns
t_f	Fall time		-	32	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		1.5	A
I_{SDM}	Source-drain current (pulsed)		-		6	A
V_{SD}[1]	Forward on voltage	V_{GS} = 0, I_{SD} = 2 A	-		1.5	V
t_{rr}	Reverse recovery time	I_{SD} = 2 A, di/dt = 100 A/μs V_{DD} = 60 V (see *Figure 17*)	-	255		ns
Q_{rr}	Reverse recovery charge		-	1		μC
I_{RRM}	Reverse recovery current		-	8		A
t_{rr}	Reverse recovery time	I_{SD} = 2 A, di/dt = 100 A/μs V_{DD} = 60 V, T_j = 150 °C (see *Figure 17*)	-	285		ns
Q_{rr}	Reverse recovery charge		-	1.45		μC
I_{RRM}	Reverse recovery current		-	7.5		A

1. Pulsed: pulse duration = 300 μs, duty cycle 1.5%

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min	Typ.	Max	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	I_{GS}= ± 1mA, I_D=0	30	-	-	V

The built-in back-to-back Zener diodes have specifically been designed to enhance the device's ESD capability. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

## 2.1   Electrical characteristics (curves)

**Figure 2. Safe operating area**

Figure 3. Thermal impedance


Figure 4. Output characteristics

**Figure 5. Transfer characteristics**


Figure 6. Gate charge vs gate-source voltage

**Figure 7. Static drain-source on-resistance**

Figure 8. Capacitance variations


Figure 9. Output capacitance stored energy

Figure 10. Normalized gate threshold voltage vs temperature

Figure 11. Normalized on-resistance vs temperature

Figure 12. Normalized $V_{(BR)DSS}$ vs temperature

Figure 13. Source-drain diode forward characteristics

Figure 14. Maximum avalanche energy vs starting T_J

3 Test circuits

Figure 15. Switching times test circuit for resistive load

AM01468v1

Figure 16. Gate charge test circuit

AM01469v1

Figure 17. Test circuit for inductive load switching and diode recovery times

AM01470v1

Figure 18. Unclamped inductive load test circuit

AM01471v1

**Figure 19. Unclamped inductive waveform**

AM01472v1

Figure 20. Switching time waveform


AM01473v1

4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK® is an ST trademark.

Figure 21. PowerFLAT™ 5x6 VHV

8368144_REV_B

Table 9. PowerFLAT™ 5x6 VHV mechanical data

DIM	mm.		
	min.	typ.	max.
A	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D	5.00	5.20	5.40
E	5.95	6.15	6.35
D2	4.30	4.40	4.50
E2	2.40	2.50	2.60
e		1.27	
L	0.50	0.55	0.60
K	2.60	2.70	2.80
aaa		0.15	
bbb		0.15	
ccc		0.10	
eee		0.10	

Figure 22. PowerFLAT™ 5x6 VHV (dimensions are in mm)

8368144_REV_B_footprint

5 Packaging mechanical data

Figure 23. PowerFLAT™ 5x6 tape

(I)   Measured from centerline of sprocket hole to centerline of pocket.

(II) Cumulative tolerance of 10 sprocket holes is ± 0.20 .

(III) Measured from centerline of sprocket hole to centerline of pocket.

Base and bulk quantity 3000 pcs

All dimensions are in millimeters

8234350_Tape_rev_C

Figure 24. PowerFLAT™ 5x6 package orientation in carrier tape.

Figure 25. PowerFLAT™ 5x6 reel

All dimensions are in millimeters

8234350_Reel_rev_C

6 Revision history

Table 10. Document revision history

Date	Revision	Changes
09-Aug-2013	1	First release.
24-Jul-2014	2	– Modified: title – Modified: Features table – Modified: I_D, I_{DM}, P_{TOT}, I_{AR}, E_{AS} values and note *5* in *Table 2* – Modified: $R_{thj\text{-}case}$ value in *Table 3* – Modified: $R_{DS(on)}$ values in *Table 4* – Modified: the entire typical values in *Table 5*, 6 and 7 – Added: *Section 2.1: Electrical characteristics (curves)* – Minor text changes.
25-Sep-2015	3	– Updated title in cover page. – Updated *Figure 6*, *Figure 7* and *Figure 8*. – Minor text changes.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.