35 V, 7 A, Low V_{CE(sat)} PNP Transistor

ON Semiconductor's e^2 PowerEdge family of low $V_{CE(sat)}$ transistors are miniature surface mount devices featuring ultra low saturation voltage ($V_{CE(sat)}$) and high current gain capability. These are designed for use in low voltage, high speed switching applications where affordable efficient energy control is important.

Typical application are DC–DC converters and power management in portable and battery powered products such as cellular and cordless phones, PDAs, computers, printers, digital cameras and MP3 players. Other applications are low voltage motor controls in mass storage products such as disc drives and tape drives. In the automotive industry they can be used in air bag deployment and in the instrument cluster. The high current gain allows e²PowerEdge devices to be driven directly from PMU's control outputs, and the Linear Gain (Beta) makes them ideal components in analog amplifiers.

Features

• This is a Pb-Free Device

MAXIMUM RATINGS $(T_A = 25^{\circ}C)$

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	V_{CEO}	-35	Vdc
Collector-Base Voltage	V_{CBO}	-55	Vdc
Emitter-Base Voltage	V_{EBO}	-5.0	Vdc
Collector Current – Continuous	I _C	-2.0	Adc
Collector Current – Peak	I _{CM}	-7.0	Α
Electrostatic Discharge	ESD	HBM Class 3 MM Class C	

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation T _A = 25°C	P _D (Note 1)	635	mW
Derate above 25°C		5.1	mW/°C
Thermal Resistance, Junction–to–Ambient	R _{θJA} (Note 1)	200	°C/W
Total Device Dissipation T _A = 25°C	P _D (Note 2)	1.35	W
Derate above 25°C	, ,	11	mW/°C
Thermal Resistance, Junction–to–Ambient	R _{θJA} (Note 2)	90	°C/W
Thermal Resistance, Junction-to-Lead #1	$R_{ heta JL}$	15	°C/W
Total Device Dissipation (Single Pulse < 10 sec)	P _{Dsingle} (Notes 2 & 3)	2.75	W
Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. FR-4 @ 100 mm², 1 oz copper traces.
- 2. FR-4 @ 500 mm², 1 oz copper traces.
- 3. Thermal response.




ON Semiconductor®

http://onsemi.com

$$35\ \text{VOLTS}$$ $7.0\ \text{AMPS}$ PNP LOW $\text{V}_{\text{CE(sat)}}$ TRANSISTOR EQUIVALENT $\text{R}_{\text{DS(on)}}$ 78 m Ω


COLLECTOR 1, 2, 3, 6, 7, 8






ChipFET™ CASE 1206A STYLE 4

PIN CONNECTIONS





G4 = Specific Device Code

M = Month Code

= Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]
NSS35200CF8T1G	ChipFET (Pb-Free)	3000/ Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Typical	Max	Unit
OFF CHARACTERISTICS	-		1	•	
Collector – Emitter Breakdown Voltage $(I_C = -10 \text{ mAdc}, I_B = 0)$	V _{(BR)CEO}	-35	-45	_	Vdc
Collector – Base Breakdown Voltage $(I_C = -0.1 \text{ mAdc}, I_E = 0)$	V _{(BR)CBO}	-55	-65	-	Vdc
Emitter – Base Breakdown Voltage $(I_E = -0.1 \text{ mAdc}, I_C = 0)$	V _{(BR)EBO}	-5.0	-7.0	-	Vdc
Collector Cutoff Current $(V_{CB} = -35 \text{ Vdc}, I_E = 0)$	I _{CBO}	_	-0.03	-0.1	μAdc
Collector–Emitter Cutoff Current (V _{CES} = -35 Vdc)	I _{CES}	_	-0.03	-0.1	μAdc
Emitter Cutoff Current (V _{EB} = -6.0 Vdc)	I _{EBO}	-	-0.01	-0.1	μAdc
ON CHARACTERISTICS			-	•	•
DC Current Gain (Note 4) $(I_C = -1.0 \text{ A}, V_{CE} = -2.0 \text{ V})$ $(I_C = -1.5 \text{ A}, V_{CE} = -2.0 \text{ V})$ $(I_C = -2.0 \text{ A}, V_{CE} = -2.0 \text{ V})$	h _{FE}	100 100 100	200 200 200	- 400 -	
Collector – Emitter Saturation Voltage (Note 4) ($I_C = -0.1 \text{ A}, I_B = -0.010 \text{ A}$) ($I_C = -1.0 \text{ A}, I_B = -0.010 \text{ A}$) ($I_C = -2.0 \text{ A}, I_B = -0.02 \text{ A}$)	V _{CE(sat)}	- - -	- - -	-0.10 -0.15 -0.30	V
Base – Emitter Saturation Voltage (Note 4) (I _C = -1.0 A, I _B = -0.01 A)	V _{BE(sat)}	-	-0.68	-0.85	V
Base – Emitter Turn–on Voltage (Note 4) (I _C = -2.0 A, V _{CE} = -3.0 V)	V _{BE(on)}	_	-0.81	-0.875	V
Cutoff Frequency ($I_C = -100 \text{ mA}$, $V_{CE} = -5.0 \text{ V}$, $f = 100 \text{ MHz}$)	f _T	100	-	_	MHz
Input Capacitance (V _{EB} = -0.5 V, f = 1.0 MHz)	Cibo	-	600	650	pF
Output Capacitance (V _{CB} = -3.0 V, f = 1.0 MHz)	Cobo	-	85	100	pF
Turn–on Time (V _{CC} = –10 V, I_{B1} = –100 mA, I_{C} = –1 A, R_{L} = 3 Ω)	t _{on}	_	35	-	nS
Turn-off Time (V_{CC} = -10 V, I_{B1} = I_{B2} = -100 mA, I_{C} = 1 A, R_{L} = 3 Ω)	t _{off}	-	225	-	nS

^{4.} Pulsed Condition: Pulse Width = 300 $\mu sec, \ Duty \ Cycle \leq 2\%$




Figure 1. Collector Emitter Saturation Voltage versus Collector Current

Figure 2. Collector Emitter Saturation Voltage versus Collector Current




Figure 3. DC Current Gain versus Collector Current




Figure 5. Base Emitter Turn-On Voltage versus Collector Current






Figure 6. Input Capacitance




Figure 7. Output Capacitance Figure 8. Safe Operating Area





Figure 9. Normalized Thermal Response



ChipFET™

DATE 19 MAY 2009


NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL
- AND VERTICAL SHALL NOT EXCEED 0.08 MM.
 DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
- NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.

	MILLIMETERS				INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.00	1.05	1.10	0.039	0.041	0.043
b	0.25	0.30	0.35	0.010	0.012	0.014
С	0.10	0.15	0.20	0.004	0.006	0.008
D	2.95	3.05	3.10	0.116	0.120	0.122
E	1.55	1.65	1.70	0.061	0.065	0.067
е	0.65 BSC				0.025 BSC	
e1	0.55 BSC				0.022 BSC)
L	0.28	0.35	0.42	0.011	0.014	0.017
HE	1.80	1.90	2.00	0.071	0.075	0.079
θ	5° NOM				5° NOM	

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:	STYLE 6:
PIN 1. DRAIN	PIN 1. SOURCE 1	PIN 1. ANODE	PIN 1. COLLECTOR	PIN 1. ANODE	PIN 1. ANODE
DRAIN	2. GATE 1	2. ANODE	COLLECTOR	ANODE	2. DRAIN
DRAIN	SOURCE 2	SOURCE	COLLECTOR	DRAIN	3. DRAIN
GATE	4. GATE 2	4. GATE	4. BASE	DRAIN	4. GATE
SOURCE	5. DRAIN 2	5. DRAIN	EMITTER	SOURCE	SOURCE
DRAIN	6. DRAIN 2	6. DRAIN	COLLECTOR	GATE	6. DRAIN
DRAIN	7. DRAIN 1	CATHODE	COLLECTOR	CATHODE	7. DRAIN
8. DRAIN	8. DRAIN 1	CATHODE	COLLECTOR	CATHODE	8. CATHODE / DRAIN

SOLDERING FOOTPRINT



GENERIC MARKING DIAGRAM*



= Specific Device Code XXX

М = Month Code

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.


OPTIONAL SOLDERING FOOTPRINTS ON PAGE 2

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Reposition Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	ChipFET		PAGE 1 OF 2

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

DATE 19 MAY 2009

ADDITIONAL SOLDERING FOOTPRINTS*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	ChipFET		PAGE 2 OF 2

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

 \Diamond