


# STF26N60DM6

Datasheet

# N-channel 600 V, 165 m $\Omega$ typ., 18 A, MDmesh DM6 Power MOSFET in a TO-220FP package



TO-220FP



## **Features**

Order code	Order code V <sub>DS</sub>		ا <sub>D</sub>	
STF26N60DM6	600 V	195 mΩ	18 A	
Fast-recovery body diode				

- Lower R<sub>DS(on)</sub> per area vs previous generation
- Low gate charge, input capacitance and resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

## **Applications**

Switching applications

## **Description**

This high-voltage N-channel Power MOSFET is part of the MDmesh DM6 fastrecovery diode series. Compared with the previous MDmesh fast generation, DM6 combines very low recovery charge ( $Q_{rr}$ ), recovery time ( $t_{rr}$ ) and excellent improvement in  $R_{DS(on)}$  per area with one of the most effective switching behaviors available in the market for the most demanding high-efficiency bridge topologies and ZVS phase-shift converters.



#### **Product status link** STF26N60DM6

Product summary		
Order code STF26N60DM6		
Marking	26N60DM6	
Package	TO-220FP	
Packing	Tube	

# 1 Electrical ratings

57

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	±25	V
-	Drain current (continuous) at $T_C$ = 25 °C	18	Α
ID	Drain current (continuous) at T <sub>C</sub> = 100 °C	11	А
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	60	А
P <sub>TOT</sub>	Total power dissipation at $T_C$ = 25 °C	30	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	100	V/ns
di/dt <sup>(2)</sup>	Peak diode recovery current slope	1000	A/µs
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	100	V/ns
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s, $T_C$ = 25 $^\circ C)$	2.5	kV
T <sub>stg</sub>	Storage temperature range	EE to 150	°C
Tj	Operating junction temperature range	-55 to 150	

#### Table 1. Absolute maximum ratings

1. Pulse width is limited by safe operating area.

2.  $I_{SD} \leq 18 \text{ A}, V_{DS} \text{ (peak)} < V_{(BR)DSS}, V_{DD} = 400 \text{ V}.$ 

3.  $V_{DS} \le 480 V$ 

#### Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	4.17	°C/W
R <sub>thj-amb</sub> <sup>(1)</sup>	Thermal resistance junction-ambient	50	°C/W

1. When mounted on FR-4 board of inch<sup>2</sup>, 2oz Cu.

#### Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $\mathrm{T}_{\mathrm{jmax}})$	4	А
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>J</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	360	mJ

# 2 Electrical characteristics

57

### $T_C$ = 25 °C unless otherwise specified

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}$ = 0 V, I <sub>D</sub> = 1 mA	600			V
		$V_{GS}$ = 0 V, $V_{DS}$ = 600 V			1	μA
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS}$ = 0 V, $V_{DS}$ = 600 V, T <sub>C</sub> = 125 °C <sup>(1)</sup>			100	μA
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ±25 V			±5	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu$ A	3.25	4	4.75	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 9 A		165	195	mΩ

#### Table 4. On/off states

1. Defined by design, not subject to production test.

#### Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	940	-	pF
C <sub>oss</sub>	Output capacitance	$V_{\rm DS} = 100$ V, 1 = 1 Mi12,	-	75	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	66		4	-	pF
Coss eq. <sup>(1)</sup>	Equivalent output capacitance	$V_{DS}$ = 0 to 480 V, $V_{GS}$ = 0 V	-	157	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	4.8	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 18 A,	-	24	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	6	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 14. Test circuit for gate charge behavior)	-	11.5	-	nC

1. C<sub>oss eq.</sub> is defined as a constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>.

Table 6.	Switching	times
----------	-----------	-------

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 300 V, I <sub>D</sub> = 9 A,	-	13	-	ns
t <sub>r</sub>	Rise time	$R_G$ = 4.7 $\Omega$ , $V_{GS}$ = 10 V	-	11	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times and	-	39	-	ns
t <sub>f</sub>	Fall time	Figure 18. Switching time waveform)	-	8	-	ns


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		18	А
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		60	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 18 A	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 18 A, di/dt = 100 A/μs,	-	100		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V	-	0.35		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	7		A
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 18 A, di/dt = 100 A/μs,	-	170		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C	-	1.02		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	12		A


#### Table 7. Source drain diode


1. Pulse width is limited by safe operating area.

2. Pulsed: pulse duration =  $300 \ \mu$ s, duty cycle 1.5 %.

## 2.1 Electrical characteristics (curves)










Figure 4. Transfer characteristics







Figure 6. Capacitance variations





5

# Figure 9. Normalized gate threshold voltage vs temperature






Figure 8. Normalized on-resistance vs temperature  $R_{DS(on)}$  (norm.) 2.5 2.0  $V_{GS} = 10 V$ 1.5 1.0 0.50.

Figure 10. Normalized V<sub>(BR)DSS</sub> vs temperature








Figure 12. Source-drain diode forward characteristics





# 3 Test circuits











<sup>′</sup>10%

0


AM01473v1

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

## 4.1 TO-220FP package information





7012510\_Rev\_13\_B

Dim.		mm	
Dim.	Min.	Тур.	Max.
А	4.40	4.40 4	
В	2.50		2.70
D	2.50		2.75
E	0.45		0.70
F	0.75		1.00
F1	1.15	1.15 1.70	
F2	1.15 1.70		1.70
G	4.95		5.20
G1	2.40 2		2.70
Н	10.00	1	
L2		16.00	
L3	28.60		30.60
L4	9.80		10.60
L5	2.90	2.90 3.	
L6	15.90	15.90 16.	
L7	9.00		9.30
Dia	3.00		3.20

#### Table 8. TO-220FP package mechanical data

## **Revision history**

#### Table 9. Document revision history

Date	Version	Changes
07-Dec-2018	1	First release.
10-Sep-2020	2	Updated Table 1.



# Contents

1	Electrical ratings		.2
2	Elect	rical characteristics	.3
	2.1	Electrical characteristics (curves)	. 5
3	Test	circuits	.7
4	Pack	age information	7
	4.1	TO-220FP package information	. 8
Revi	sion h	nistory	10



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved