

STH110N10F7-2, STH110N10F7-6

N-channel 100 V, 4.9 mΩ typ.,110 A, STripFET™ F7 Power MOSFETs in H²PAK-2 and H²PAK-6 packages

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	P _{TOT}
STH110N10F7-2	400.1/	C F O	440.4	450 \
STH110N10F7-6	100 V	6.5 mΩ	110 A	150 W

- Among the lowest R_{DS(on)} on the market
- Excellent figure of merit (FoM)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

Switching applications

Description

These N-channel Power MOSFETs utilize STripFET™ F7 technology with an enhanced trench gate structure that results in very low onresistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packing
STH110N10F7-2	44004057	H ² PAK-2	Tape
STH110N10F7-6	110N10F7	H ² PAK-6	and reel

November 2014 DocID024027 Rev 4 1/19

Contents

1	Electric	cal ratings	3
2		cal characteristics	
		Electrical characteristics (curves)	
3	Test cir	·cuits	8
4		e information	
	_	H ² PAK-2 package information	
		H ² PAK-6 package information	
	4.3	Packing information	16
5	Revisio	n history	18



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	100	V
V_{GS}	Gate-source voltage	± 20	V
$I_D^{(1)}$	Drain current (continuous) at T _C = 25 °C	110	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	76	Α
$I_D^{(2)}$	Drain current (continuous) at T _{pcb} = 25 °C	18	Α
$I_D^{(2)}$	Drain current (continuous) at T _{pcb} = 100 °C	13	Α
I _{DM} ⁽³⁾	Drain current (pulsed)	430	Α
P _{TOT} ⁽¹⁾	Total dissipation at T _C = 25 °C	150	W
E _{AS} ⁽⁴⁾	Single pulse avalanche energy	490	mJ
TJ	Operating junction temperature	55 to 175	°C
T _{stg}	Storage temperature	-55 to 175	°C

Notes:

Table 3: Thermal resistance

Symbol Parameter		Value	Unit
R _{thj-case}	Thermal resistance junction-case	1	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	35	°C/W

Notes:



 $[\]ensuremath{^{(1)}}\xspace$ This value is rated according to $R_{thj\text{-}c}$

 $[\]ensuremath{^{(2)}}\xspace$ This value is rated according to $R_{thj\text{-pcb}}$

 $^{{}^{\}rm (3)}{\rm Pulse}$ width limited by safe operating area

 $^{^{(4)}}Starting \; T_J = 25 \; ^{\circ}C, \; I_D = 18, \; V_{DD} = 50 \; V$

 $^{^{(1)}}$ When mounted on FR-4 board of 1 inch², 2 oz Cu

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 4: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage (V _{GS} = 0)	I _D = 250 μA	100			V
	I_{DSS} Zero gate voltage drain current ($V_{GS} = 0$)	V _{DS} = 100 V			1	μΑ
I _{DSS}		V _{DS} = 100 V; T _C = 125 °C			100	μΑ
I _{GSS}	Gate body leakage current (V _{DS} = 0)	V _{GS} = 20 V			100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.5		4.5	V
R _{DS(on)}	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, I_D = 55 \text{ A}$		4.9	6.5	mΩ

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance			5117		pF
Coss	Output capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz},$		992		pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0$	_	39		pF
Q_g	Total gate charge	$V_{DD} = 50 \text{ V}, I_D = 110 \text{ A}$		72		nC
Q_gs	Gate-source charge	V _{GS} = 10 V		31		nC
Q_{gd}	Gate-drain charge	See Figure 14: "Gate charge test circuit"		16		nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 50 \text{ V}, I_D = 55 \text{ A},$		25		ns
t _r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$		36		ns
t _{d(off)}	Turn-off delay time	See Figure 13: "Switching times test	-	52	-	ns
t _f	Fall time	circuit for resistive load"		21		ns



Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current				110	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)				430	Α
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 55 \text{ A}, V_{GS} = 0$			1.2	V
t _{rr}	Reverse recovery time	I _{SD} = 110 A,	-	77		ns
Q_{rr}	Reverse recovery charge	$di/dt = 100 A/\mu s$,		150		nC
I _{RRM}	Reverse recovery current	$V_{DD} = 80 \text{ V},$ $T_j = 150 \text{ °C}$		4.3		А


Notes:





⁽¹⁾Pulse width limited by safe operating area


 $^{^{(2)}\}text{Pulsed: pulse duration}$ = 300 $\mu\text{s, duty cycle 1.5}\%$


2.1 Electrical characteristics (curves)














6/19 DocID024027 Rev 4




Figure 9: Normalized gate threshold voltage vs temperature

VGS(th)
(norm)
1.2
1.1
1
0.9
0.8
0.7
0.6
0.5
0.4
-75 -50 -25 0 25 50 75 100125150 TJ(°C)


Figure 10: Normalized on-resistance vs temperature


AM15954v1

AM15954v1

AM15954v1

AM16954v1






3 Test circuits


Figure 13: Switching times test circuit for resistive load


RL 2200 3.3 µF VDD


PW

AM01468v1









57


4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



4.1 H²PAK-2 package information

Figure 19: H²PAK-2 outline



10/19 DocID024027 Rev 4

Table 8: H²PAK-2 mechanical data

Dim	mm			
Dim.	Min.	Тур.	Max.	
А	4.30		4.80	
A1	0.03		0.20	
С	1.17		1.37	
е	4.98		5.18	
Е	0.50		0.90	
F	0.78		0.85	
Н	10.00		10.40	
H1	7.40		7.80	
L	15.30	-	15.80	
L1	1.27		1.40	
L2	4.93		5.23	
L3	6.85		7.25	
L4	1.5		1.7	
М	2.6		2.9	
R	0.20		0.60	
V	0°		8°	

8159712_D

Figure 20: H²PAK-2 recommended footprint 12.20 2.54

577

Downloaded from Arrow.com.

1.60

4.2 H²PAK-6 package information

Figure 21: H²PAK-6 outline





Table 9: H²PAK-6 mechanical data

Table 9: H-PAK-6 mechanical data				
Dim.		mm		
Dilli.	Min.	Тур.	Max.	
А	4.30		4.80	
A1	0.03		0.20	
С	1.17		1.37	
е	2.34		2.74	
e1	4.88		5.28	
e2	7.42		7.82	
Е	0.45		0.60	
F	0.50		0.70	
Н	10.00		10.40	
H1	7.40	-	7.80	
L	14.75		15.25	
L1	1.27		1.40	
L2	4.35		4.95	
L3	6.85		7.25	
L4	1.5		1.75	
M	1.90		2.50	
R	0.20		0.60	
V	0°		8°	

14/19

Figure 22: H²PAK-6 recommended footprint 12.20





Dimensions are in mm.

Packing information 4.3

Figure 23: Tape outline





Figure 24: Reel outline



5/

Table 10: Tape and reel mechanical data

	Таре			Reel		
Dim	m	ım	mm		m	
Dim.	Min.	Max.	Dim.	Min.	Max.	
A0	10.5	10.7	А		330	
В0	15.7	15.9	В	1.5		
D	1.5	1.6	С	12.8	13.2	
D1	1.59	1.61	D	20.2		
E	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	N	100		
K0	4.8	5.0	Т		30.4	
P0	3.9	4.1				
P1	11.9	12.1	Base q	uantity	1000	
P2	1.9	2.1	Bulk quantity		1000	
R	50				•	
Т	0.25	0.35				
W	23.7	24.3				

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
10-Dec-2012	1	Initial release. Part number (STH110N10F7-2) previously included in datasheet ID024005
16-Jul-2013	2	 Modified: title Modified: I_{DM} value in <i>Table 2: "Absolute maximum ratings"</i>, the entire typical values in <i>Table 5: "Dynamic"</i>, <i>Table 6: "Switching times"</i> and <i>Table 7: "Source-drain diode"</i> Minor text changes
11-Nov-2014	3	 Updated: H²PAK-6 package information. Updated the title, features and description. Minor text changes.
26-Nov-2014	4	Changed from Figure 2: "Safe operating area" to Figure 12: "Source-drain diode forward characteristics".

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics - All rights reserved

