





Datasheet

N-channel 650 V, 0.198 Ω typ., 15 A, MDmesh[™] M5 Power MOSFETs in D²PAK and DPAK packages





Features

Order codes	V _{DS} @ T _{Jmax}	R _{DS(on)} max.	۱ _D
STB18N65M5	710 V	0.220 Ω	15 A
STD18N65M5	710 V	0.220 12	13 A

Extremely low R_{DS(on)}

- Low gate charge and input capacitance
- Excellent switching performance
- 100% avalanche tested

Applications

Switching applications

Description

These devices are N-channel Power MOSFETs based on the MDmesh[™] M5 innovative vertical process technology combined with the well-known PowerMESH[™] horizontal layout. The resulting products offer extremely low on-resistance, making them particularly suitable for applications requiring high power and superior efficiency.

Product status link				
STB18N65M5				
STD18N65M5				
Product summary				
STB18N65M5				
Order code	STB18N65M5			
Marking	18N65M5			
Package	D ² PAK			
Packing	Tape and reel			
STD18	N65M5			
Order code	STD18N65M5			
Marking	18N65M5			
Package DPAK				
Packing	Tape and reel			



1 Electrical ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
	Drain current (continuous) at T _C = 25 °C	15	А
Ι _D	Drain current (continuous) at T _C = 100 °C	9.4	А
I _{DM} ⁽¹⁾	Drain current (pulsed)	60	А
P _{TOT}	Total dissipation at T_C = 25 °C	110	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns
Tj	Operating junction temperature range	55 to 150	*0
Т	Storage temperature range	-55 to 150	°C

Table 1. Absolute maximum ratings

1. Pulse width limited by safe operating area.

2. $I_{SD} \leq 15 \text{ A}, \text{ di/dt} \leq 400 \text{ A/}\mu\text{s}, V_{DD} = 400 \text{ V}, V_{DS(peak)} < V_{(BR)DSS}.$

Table 2. Thermal data

Symbol	Deventer	Va	Unit	
Symbol	Parameter	D ² PAK	DPAK	Unit
R _{thj-case}	Thermal resistance junction-case	1.14		°C/W
R _{thj-pcb} ⁽¹⁾	j-pcb ⁽¹⁾ Thermal resistance junction-pcb 30 50		°C/W	

1. When mounted on an 1 inch² FR-4, 2 Oz copper board.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or non-repetitive (pulse width limited by $\mathrm{T}_{\mathrm{jmax}}$)	4	А
E _{AS}	Single pulse avalanche energy (starting T _j = 25 °C, I _D = I _{AR} , V _{DD} = 50 V)	210	mJ



2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0 V	650			V
		V_{GS} = 0 V, V_{DS} = 650 V			1	μA
I _{DSS}	Zero gate voltage drain current	V_{GS} = 0 V, V_{DS} = 650 V, T _C = 125 °C ⁽¹⁾			100	μA
I _{GSS}	Gate body leakage current	V_{DS} = 0 V, V_{GS} = ±25 V			±100	nA
V _{GS(th)}	Gate threshold voltage	V_{DS} = V_{GS} , I_D = 250 μ A	3	4	5	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 7.5 A		0.198	0.220	Ω

Table 4. On/off states

1. Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V _{DS} = 100 V, f = 1 MHz,		1240		
C _{oss}	Output capacitance	$V_{\rm DS} = 100$ V, 1 = 1 MHz, $V_{\rm GS} = 0$ V	-	32	-	pF
C _{rss}	Reverse transfer capacitance	- • 62 - • •		3.2		
C _{o(tr)} (1)	Equivalent capacitance time related		-	99	-	
C _{o(er)} (2)	Equivalent capacitance energy related	V _{DS} = 0 to 520 V, V _{GS} = 0 V		30	-	pF
Rg	Gate input resistance	f = 1 MHz, I _D = 0 A	-	3	-	Ω
Qg	Total gate charge	V _{DD} = 520 V, I _D = 7.5 A,		31	-	
Q _{gs}	Gate-source charge	$V_{GS} = 0$ to 10 V	-	8		nC
Q _{gd}	Gate-drain charge	 (see Figure 17. Test circuit for gate charge behavior) 		14	-	

Table 5. Dynamic

1. $C_{o(tr)}$ is a constant capacitance value that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

2. C_{o(er)} is a constant capacitance value that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(v)}	Voltage delay time	V _{DD} = 400 V, I _D = 9.5 A,		36		
t _{r(v)}	Voltage rise time	R _G = 4.7 Ω, V _{GS} = 10 V		7		
t _{f(i)}	Current fall time	(see Figure 18. Test circuit for inductive load switching and diode	-	9	-	ns
t _{c(off)}	Crossing time	recovery times and Figure 21. Switching time waveform)		11	•	

Table 6. Switching times


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current				15	•
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		60	A
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 15 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 15 A, di/dt = 100 A/μs		290		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V		3.4		μC
I _{RRM}	Reverse recovery current	(see Figure 18. Test circuit for inductive load switching and diode recovery times)	-	23.5		А
t _{rr}	Reverse recovery time	I _{SD} = 15 A, di/dt = 100 A/μs		352		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V, T _j = 150 °C		4		μC
I _{RRM}	Reverse recovery current	(see Figure 18. Test circuit for inductive load switching and diode recovery times)	-	24		A


Table 7. Source drain diode


1. Pulse width limited by safe operating area.


2. Pulsed: pulse duration = $300 \ \mu$ s, duty cycle 1.5%.

2.1 **Electrical characteristics (curves)**













GC20460 100 δ =0.5 δ=0.2 δ =0.1 10-1 δ =0.05 Zth=K*Rthj-c δ =0.02 $\delta = t_p / T$ δ =0 01 Single pulse 10-2 10-5 10-4 10-3 10-2 10-1 t_p (s)




































3 Test circuits












4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

4.1 D²PAK (TO-263) type A package information

Figure 22. D²PAK (TO-263) type A package outline



Dim.		mm	
Dini.	Min.	Тур.	Max.
A	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
С	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
E	10.00		10.40
E1	8.30	8.50	8.70
E2	6.85	7.05	7.25
е		2.54	
e1	4.88		5.28
Н	15.00		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.40	
V2	0°		8°

Table 8. D²PAK (TO-263) type A package mechanical data






Figure 23. D²PAK (TO-263) recommended footprint (dimensions are in mm)

Footprint

4.2 DPAK (TO-252) type A2 package information

Figure 24. DPAK (TO-252) type A2 package outline





0068772_type-A2_rev25


Dim.		mm	
Dim.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.10	5.20	5.30
e	2.159	2.286	2.413
e1	4.445	4.572	4.699
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°


Table 9. DPAK (TO-252) type A2 mechanical data





4.3 DPAK (TO-252) type C2 package information


Figure 25. DPAK (TO-252) type C2 package outline











0068772_C2_25

	71 - Rev 2	
Downloaded from	Arrow.com.	

Dim.	mm				
	Min.	Тур.	Max.		
A	2.20	2.30	2.38		
A1	0.90	1.01	1.10		
A2	0.00		0.10		
b	0.72		0.85		
b4	5.13	5.33	5.46		
С	0.47		0.60		
c2	0.47		0.60		
D	6.00	6.10	6.20		
D1	5.10		5.60		
E	6.50	6.60	6.70		
E1	5.20		5.50		
е	2.186	2.286	2.386		
Н	9.80	10.10	10.40		
L	1.40	1.50	1.70		
L1		2.90 REF			
L2	0.90		1.25		
L3		0.51 BSC	'		
L4	0.60	0.80	1.00		
L6	1.80 BSC				
θ1	5°	7°	9°		
θ2	5°	7°	9°		
V2	0°		8°		

Table 10. DPAK (TO-252) type C2 mechanical data






Figure 26. DPAK (TO-252) recommended footprint (dimensions are in mm)

FP_0068772_25


4.4 D²PAK and DPAK packing information





AM08852v1

Figure 28. Reel outline



AM06038v1

Table 11. D ² PAK tape and reel mechan	ical data
---	-----------

Таре		Reel				
Dim.	mm		Dim	m	mm	
Dim.	Min.	Dim.		Min.	Max.	
A0	10.5	10.7	A		330	
B0	15.7	15.9	В	1.5		
D	1.5	1.6	С	12.8	13.2	
D1	1.59	1.61	D	20.2		
E	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	Ν	100		
K0	4.8	5.0	Т		30.4	
P0	3.9	4.1				
P1	11.9	12.1	Base quantity		1000	
P2	1.9	2.1	Bulk quantity		1000	
R	50					
Т	0.25	0.35				
W	23.7	24.3				

Таре		Reel				
Dim	mm		Dire		mm	
Dim.	Dim. Min.	Max.	Dim.	Min.	Max.	
A0	6.8	7	А		330	
В0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
E	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1	Base qty.		2500	
P1	7.9	8.1	Bulk qty.		2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				

Table 12. DPAK tape and reel mechanical data

Revision history

Date	Version	Changes
18-Jul-2012	1	First release.
09-Aug-2018	2	Removed maturity status indication from cover page. The document status is production data. Updated Section 4 Package information. Minor text changes

Table 13. Document revision history



Contents

1	Elect	rical ratings	.2			
2	Electrical characteristics					
	2.1	Electrical characteristics (curves)	. 5			
3	Test o	circuits	.8			
4	4 Package information					
	4.1	D ² PAK (TO-263) type A package information	. 9			
	4.2	DPAK (TO-252) type A2 package information	12			
	4.3	DPAK (TO-252) type C2 package information	14			
	4.4	D ² PAK and DPAK packing information	17			
Revi	sion h	listory	21			



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved