

STF5N105K5

N-channel 1050 V, 2.9 Ω typ., 3 A MDmesh™ K5 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD	Ртот
STF5N105K5	1050 V	3.5 Ω	3 A	25 W

- Worldwide best FOM (figure of merit)
- Ultra low gate charge
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

This N-channel Zener-protected Power MOSFET is designed using ST's revolutionary avalancherugged very high voltage MDmesh™ K5 technology, based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance, and ultra-low gate charge for applications which require superior power density and high efficiency.

Table 1: Device summary

Part number	Marking	Package	Packaging
STF5N105K5	5N105K5	TO-220FP	Tube

October 2014 DocID026702 Rev 5 1/14

Contents STF5N105K5

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e mechanical data	10
	4.1	TO-220FP package mechanical data	11
5	Revisio	n history	13



Downloaded from Arrow.com.

STF5N105K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate- source voltage	± 30	V
ΙD	Drain current (continuous) at T _C = 25 °C	3 (1)	Α
ΙD	Drain current (continuous) at T _C = 100 °C	2 (1)	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	12	Α
Ртот	Total dissipation at T _C = 25 °C	25	W
I _{AR}	Max current during repetitive or single pulse avalanche	1	Α
Eas	Single pulse avalanche energy (starting T _J = 25 °C, I _D =I _{AS} , V _{DD} = 50 V)	85	mJ
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; T_c =25 °C)	2500	V
dv/dt (3)	Peak diode recovery voltage slope	4.5	V/ns
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature	- 55 to	°C
T _{stg}	Storage temperature	150	

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	5	°C/W
R _{thj-amb}	Thermal resistance junction-amb max	62.5	°C/W

⁽¹⁾Limited only by maximum junction temperature

⁽²⁾Pulse width limited by safe operating area.

 $^{^{(3)}}I_{SD} \le 3 \text{ A, di/dt} \le 100 \text{ A/}\mu\text{s, } V_{DS(peak)} \le V_{(BR)DSS}$

 $^{^{(4)}}V_{DS} \le 840 \ V$

Electrical characteristics STF5N105K5

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified).

Table 4: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0, I _D = 1 mA	1050			٧
	Zara gata valtaga drain	V _{GS} = 0, V _{DS} = 1050 V			1	μΑ
IDSS	Zero gate voltage drain current	V _{GS} = 0, V _{DS} = 1050 V, Tc=125 °C			50	μΑ
Igss	Gate body leakage current	$V_{DS} = 0$, $V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 1.5 A		2.9	3.5	Ω

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance	.,	-	210	-	pF
Coss	Output capacitance	V _{GS} =0, V _{DS} =100 V, f=1 MHz	-	16	-	pF
C_{rss}	Reverse transfer capacitance	1-11/11/2	-	0.5	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V 0 V 0 to 940 V	-	26	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$V_{GS} = 0$, $V_{DS} = 0$ to 840 V	-	10	-	pF
R _G	Intrinsic gate resistance	f = 1MHz open drain	-	9	-	Ω
Q_g	Total gate charge	$V_{DD} = 840 \text{ V}, I_D = 3 \text{ A}$	-	12.5	-	nC
Qgs	Gate-source charge	V _{GS} =10 V	-	2	-	nC
Q_{gd}	Gate-drain charge	Figure 16: "Gate charge test circuit"	-	9.5	-	nC

Notes:

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 525V, I _D = 1.5 A, R _G =4.7 Ω, V _{GS} =10 V Figure 18: " Unclamped inductive load test circuit"	-	15.5	-	ns
t _r	Rise time		1	8.5	-	ns
t _{d(off)}	Turn-off delay time		1	31	-	ns
tf	Fall time		-	24	-	ns

577

4/14

 $^{^{(1)}}$ Time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

 $^{^{(2)}}$ energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		3	Α
I _{SDM}	Source-drain current (pulsed)		-		12	Α
V _{SD} ⁽¹⁾	Forward on voltage	V _{GS} =0, I _{SD} = 3 A	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 3 A, V _{DD} = 60 V	-	400		ns
Qrr	Reverse recovery charge	di/dt = 100 A/µs, Figure 17: " Test circuit for inductive	-	2.3		μC
I _{RRM}	Reverse recovery current	load switching and diode recovery times"	-	12		Α
t _{rr}	Reverse recovery time	I _{SD} = 3 A,V _{DD} = 60 V di/dt=100 A/µs,	-	560		ns
Qrr	Reverse recovery charge	Tj=150 °C Figure 17: " Test circuit for inductive load switching and diode recovery times"	-	3.1		μC
I _{RRM}	Reverse recovery current		-	11		Α

Notes:


Table 8: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{mA}, I_{D}=0$	30	-	1	V

The built-in back-to-back Zener diodes have specifically been designed to enhance the device's ESD capability. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

 $^{^{(1)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)






Figure 4: Output characteristics

GIPG290820141204FSR

VGS=10, 11V

9V

3

2

1

0


5


10


15

20

VDS(V)







6/14

STF5N105K5 Electrical characteristics

Figure 8: Capacitance variations

C (pF)

1000

100

100

Coss
Crss

Crss

Crss

Coss
Crss

Crss

Crss

Coss
Crss

Figure 9: Maximum avalanche energy

GIPG290820141445FSR

(mJ)

80

70

60

40


30


20


10


0 20 40 60 80 100 120 140 TJ(°C)

Figure 10: Normalized gate threshold voltage vs temperature AM18082v1 VGS(th) ID=100 μ A 1.2 1.1 0.9 0.8 0.7 0.6 0.5 0.4 0 50 100 150 TJ(°C)










Downloaded from Arrow.com.

STF5N105K5 Test circuits

3 Test circuits








Figure 18: Unclamped inductive load test circuit

VD 0 2200 3.3 yF VDD

ND D.U.T.

AM01471v1






4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

10/14 DocID026702 Rev 5

4.1 TO-220FP package mechanical data

Figure 21: TO-220FP package outline



577

DocID026702 Rev 5

11/14

Table 9: TO-220FP mechanical data

	143.001.10.2201	mm	
Dim.	Min.	Тур.	Max.
A	4.4		4.6
В	2.5		2.7
D	2.5		2.75
Е	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

STF5N105K5 Revision history

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
17-Jul-2014	1	First release.
01-Sep-2014	2	Document status promoted from preliminary to production data. Inserted Section 3.1: "Electrical characteristics (curves)". Minor text changes.
02-Sep-2014	3	Updated title in cover page.
03-Oct-2014	4	Updated: Figure 3: "Thermal impedance", Figure 6: "Gate charge vs gate-source voltage" and Figure 8: "Capacitance variations"
15-Oct-2014	5	Updated Table 2: "Absolute maximum ratings"

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics - All rights reserved

