





# N-channel 600 V, 162 mΩ typ., 17 A, MDmesh™ M6 Power MOSFET in an I²PAK package



<sup>2</sup>PAK



#### **Features**

| Order code | V <sub>DS</sub> | R <sub>DS(on)</sub> max. | l <sub>D</sub> |
|------------|-----------------|--------------------------|----------------|
| STI24N60M6 | 600 V           | 190 mΩ                   | 17 A           |

- · Reduced switching losses
- $\bullet \quad \text{Lower $R_{DS(on)}$ per area vs previous generation} \\$
- · Low gate input resistance
- 100% avalanche tested
- Zener-protected

#### **Applications**

- · Switching applications
- LLC converters
- · Boost PFC converters

### **Description**

The new MDmesh  $^{\text{TM}}$  M6 technology incorporates the most recent advancements to the well-known and consolidated MDmesh family of SJ MOSFETs. STMicroelectronics builds on the previous generation of MDmesh devices through its new M6 technology, which combines excellent  $R_{DS(on)}$  per area improvement with one of the most effective switching behaviors available, as well as a user-friendly experience for maximum end-application efficiency.

| Product status link |  |
|---------------------|--|
| STI24N60M6          |  |
|                     |  |

| Product summary       |                    |  |  |
|-----------------------|--------------------|--|--|
| Order code STI24N60M6 |                    |  |  |
| Marking               | 24N60M6            |  |  |
| Package               | I <sup>2</sup> PAK |  |  |
| Packing Tube          |                    |  |  |



# 1 Electrical ratings

Table 1. Absolute maximum ratings

| Symbol                         | Parameter  | Value      | Unit  |
|--------------------------------|--|------------|-------|
| V <sub>GS</sub>                | Gate-source voltage                                      | ±25        | V     |
| 1-                             | Drain current (continuous) at T <sub>case</sub> = 25 °C  | 17         | Α     |
| l <sub>D</sub>                 | Drain current (continuous) at T <sub>case</sub> = 100 °C | 10.7       | A     |
| I <sub>DM</sub> <sup>(1)</sup> | Drain current (pulsed)                                   | 52.5       | Α     |
| P <sub>TOT</sub>               | Total dissipation at T <sub>case</sub> = 25 °C           | 130        | W     |
| dv/dt <sup>(2)</sup>           | Peak diode recovery voltage slope                        | 15         | V/ns  |
| dv/dt <sup>(3)</sup>           | MOSFET dv/dt ruggedness                                  | 50         | V/IIS |
| T <sub>stg</sub>               | Storage temperature range                                | -55 to 150 | °C    |
| T <sub>j</sub>                 | T <sub>j</sub> Operating junction temperature range      |            | C     |

- 1. Pulse width is limited by safe operating area.
- 2.  $I_{SD} \leq 17~A,~di/dt = 400~A/\mu s,~V_{DS} < V_{(BR)DSS},~V_{DD} = 400~V$
- 3.  $V_{DS} \le 480 \text{ V}$

Table 2. Thermal data

| Symbol                | Parameter                           | Value | Unit |
|-----------------------|-------------------------------------|-------|------|
| R <sub>thj-case</sub> | Thermal resistance junction-case    | 0.96  | °C/W |
| R <sub>thj-amb</sub>  | Thermal resistance junction-ambient | 62.5  | °C/W |

**Table 3. Avalanche characteristics** 

| Symbol          | Parameter   | Value | Unit |
|-----------------|---|-------|------|
| I <sub>AR</sub> | Avalanche current, repetitive or non-repetitive (pulse width limited by T <sub>Jmax</sub> ) | 3.2   | А    |
| E <sub>AS</sub> | Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)    | 250   | mJ   |

DS12732 - Rev 1 page 2/13



## 2 Electrical characteristics

 $(T_{case} = 25 \, ^{\circ}C \text{ unless otherwise specified}).$ 

Table 4. On/off states

| Symbol              | Parameter                         | Test conditions                                 | Min. | Тур. | Max. | Unit |
|---------------------|-----------------------------------|---|------|------|------|------|
| $V_{(BR)DSS}$       | Drain-source breakdown voltage    | $V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$      | 600  |      |      | V    |
|                     |                                   | V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 600 V  |      |      | 1    |      |
| $I_{DSS}$           | Zero gate voltage drain current   | V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 600 V, |      |      | 100  | μA   |
|                     |                                   | $T_{case} = 125  ^{\circ}C^{(1)}$               |      |      | 100  |      |
| I <sub>GSS</sub>    | Gate-body leakage current         | V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±25 V  |      |      | ±5   | μA   |
| V <sub>GS(th)</sub> | Gate threshold voltage            | $V_{DS} = V_{GS}, I_{D} = 250 \mu A$            | 3.25 | 4    | 4.75 | V    |
| R <sub>DS(on)</sub> | Static drain-source on-resistance | I <sub>D</sub> = 8.5 A, V <sub>GS</sub> = 10 V  |      | 162  | 190  | mΩ   |

<sup>1.</sup> Defined by design, not subject to production test.

Table 5. Dynamic

| Symbol           | Parameter                     | Test conditions   | Min. | Тур. | Max. | Unit |
|------------------|-------------------------------|---|------|------|------|------|
| C <sub>iss</sub> | Input capacitance             |   | -    | 960  | -    |      |
| C <sub>oss</sub> | Output capacitance            | V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V | -    | 76   | -    | pF   |
| C <sub>rss</sub> | Reverse transfer capacitance  |   | -    | 4.5  | -    |      |
| Coss eq. (1)     | Equivalent output capacitance | V <sub>DS</sub> = 0 to 480 V, V <sub>GS</sub> = 0 V       | -    | 181  | -    | pF   |
| R <sub>G</sub>   | Intrinsic gate resistance     | f = 1 MHz, I <sub>D</sub> = 0 A                           | -    | 5    | -    | Ω    |
| Qg               | Total gate charge             | V <sub>DD</sub> = 480 V, I <sub>D</sub> = 17 A,           | -    | 23   | -    |      |
| Q <sub>gs</sub>  | Gate-source charge            | V <sub>GS</sub> = 0 to 10 V                               | -    | 4.8  | -    | nC   |
| Q <sub>gd</sub>  | Gate-drain charge             | (see Figure 14. Test circuit for gate charge behavior)    | -    | 12.8 | -    |      |

<sup>1.</sup>  $C_{\text{oss eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{\text{oss}}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Table 6. Switching times

| Symbol              | Parameter           | Test conditions   | Min. | Тур. | Max. | Unit |
|---------------------|---------------------|---|------|------|------|------|
| t <sub>d(on)</sub>  | Turn-on delay time  | V <sub>DD</sub> = 300 V, I <sub>D</sub> = 8.5 A,                    | -    | 17.7 | -    |      |
| t <sub>r</sub>      | Rise time           | $R_G = 4.7 \Omega$ , $V_{GS} = 10 V$                                | -    | 32   | -    |      |
| t <sub>d(off)</sub> | Turn-off delay time | (see Figure 13. Test circuit for resistive load switching times and | -    | 38.3 | -    | ns   |
| t <sub>f</sub>      | Fall time           | Figure 18. Switching time waveform)                                 | -    | 9    | -    |      |

DS12732 - Rev 1 page 3/13



Table 7. Source-drain diode


| Symbol                          | Parameter                     | Test conditions  | Min. | Тур. | Max. | Unit |
|---------------------------------|-------------------------------|--|------|------|------|------|
| I <sub>SD</sub>                 | Source-drain current          |  | -    |      | 17   | Α    |
| I <sub>SDM</sub> <sup>(1)</sup> | Source-drain current (pulsed) |  | -    |      | 52.5 | Α    |
| V <sub>SD</sub> <sup>(2)</sup>  | Forward on voltage            | I <sub>SD</sub> = 17 A, V <sub>GS</sub> = 0 V  | -    |      | 1.6  | V    |
| t <sub>rr</sub>                 | Reverse recovery time         | I <sub>SD</sub> = 17 A, di/dt = 100 A/μs,  | -    | 225  |      | ns   |
| Q <sub>rr</sub>                 | Reverse recovery charge       | V <sub>DD</sub> = 60 V   | -    | 2.3  |      | μC   |
| I <sub>RRM</sub>                | Reverse recovery current      | (see Figure 15. Test circuit for inductive load switching and diode recovery times)                          | -    | 20.4 |      | A    |
| t <sub>rr</sub>                 | Reverse recovery time         | $I_{SD} = 17 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$  | -    | 387  |      | ns   |
| Q <sub>rr</sub>                 | Reverse recovery charge       | $V_{DD} = 60 \text{ V},$   | -    | 3.85 |      | μC   |
| I <sub>RRM</sub>                | Reverse recovery current      | T <sub>j</sub> = 150 °C  (see Figure 15. Test circuit for inductive load switching and diode recovery times) | -    | 25.1 |      | А    |

<sup>1.</sup> Pulse width is limited by safe operating area.

<sup>2.</sup> Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%



### 2.1 Electrical characteristics (curves)








Figure 3. Output characteristics


(A)

(B)

(CA)








DS12732 - Rev 1 page 5/13





Figure 7. Capacitance variations C (pF) GADG190720181455CVR 10<sup>3</sup> C<sub>ISS</sub> 10<sup>2</sup> Coss f = 1 MHz10 <sup>1</sup>  $C_{\mathsf{RSS}}$ 10 º Vds (V) 10 º 10 1 10 <sup>2</sup> 10 -1

E<sub>OSS</sub> GADG190720181457EOS (µJ) 10 9 8 8 7 6 5 4 4 3 2 1 0 0 100 200 300 400 500 600 V<sub>DS</sub> (V)

Figure 9. Normalized gate threshold voltage vs temperature  $V_{GS(th)}$  (norm.) GADG190720181456VTH  $I_D = 250 \, \mu A$ 1.1 1.0 0.9 8.0 0.7 0.6 -75 -25 25 75 125 T<sub>j</sub> (°C)







DS12732 - Rev 1 page 6/13



## 3 Test circuits

Figure 13. Test circuit for resistive load switching times




Figure 14. Test circuit for gate charge behavior




Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS12732 - Rev 1 page 7/13



# 4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.


DS12732 - Rev 1 page 8/13



## 4.1 I<sup>2</sup>PAK package information

Figure 19. I<sup>2</sup>PAK package outline





0004982\_Rev\_H



Table 8. I<sup>2</sup>PAK package mechanical data

| Dim.   |      | mm   |       |
|--------|------|------|-------|
| Dilli. | Min. | Тур. | Max.  |
| Α      | 4.40 | -    | 4.60  |
| A1     | 2.40 | -    | 2.72  |
| b      | 0.61 | -    | 0.88  |
| b1     | 1.14 | -    | 1.70  |
| С      | 0.49 | -    | 0.70  |
| c2     | 1.23 | -    | 1.32  |
| D      | 8.95 | -    | 9.35  |
| е      | 2.40 | -    | 2.70  |
| e1     | 4.95 | -    | 5.15  |
| E      | 10   | -    | 10.40 |
| L      | 13   | -    | 14    |
| L1     | 3.50 | -    | 3.93  |
| L2     | 1.27 | -    | 1.40  |



## **Revision history**

Table 9. Document revision history

| Date        | Version | Changes          |
|-------------|---------|------------------|
| 01-Aug-2018 | 1       | Initial release. |

DS12732 - Rev 1 page 11/13



## **Contents**

| 1                | Electrical ratings         |  | 2  |
|------------------|----------------------------|--|----|
| 2                | Electrical characteristics |  | 3  |
|                  | 2.1                        | Electrical characteristics (curves)    | 5  |
| 3                | Test                       | circuits                               | 7  |
| 4                | Pac                        | Package information                    |    |
|                  | 4.1                        | I <sup>2</sup> PAK package information | 8  |
| Revision history |                            |  | 11 |



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS12732 - Rev 1 page 13/13