

## **STU12N60M2**

# N-channel 600 V, 0.395 Ω typ., 9 A MDmesh™ M2 Power MOSFET in an IPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	Order code V <sub>DS</sub> R <sub>DS(on)</sub> max.		I <sub>D</sub>	Ртот
STU12N60M2	600 V	0.450 Ω	9 A	85 W

- Extremely low gate charge
- Excellent output capacitance (C<sub>OSS</sub>) profile
- 100% avalanche tested
- Zener-protected

### **Applications**

Switching applications

### Description

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

**Table 1: Device summary** 

Order code	Marking	Package	Packing	
STU12N60M2	12N60M2	IPAK	Tube	

May 2015 DocID027901 Rev 1 1/12

Contents STU12N60M2

## **Contents**

1	Electric	eal ratings	3
2		cal characteristics	
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	g
	4.1	IPAK (TO-251) Type A package information	
5		n history	



STU12N60M2 Electrical ratings

## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	±25	V
1-	Drain current (continuous) at T <sub>case</sub> = 25 °C	9	А
I <sub>D</sub>	Drain current (continuous) at T <sub>case</sub> = 100 °C	5.7	A
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	36	А
P <sub>TOT</sub>	Total dissipation at T <sub>case</sub> = 25 °C	85	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	15	
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/ns
T <sub>stg</sub>	Storage temperature	55 to 150	°C
T <sub>j</sub>	Operating junction temperature	-55 to 150	

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit	
R <sub>thj-case</sub>	Thermal resistance junction-case	1.47		
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W	

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub> <sup>(1)</sup>	Avalanche current, repetitive or not repetitive	2.6	Α
E <sub>AR</sub> <sup>(2)</sup>	Single pulse avalanche energy	117	mJ

### Notes:

 $<sup>^{\</sup>left(1\right)}$  Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>$   $I_{SD} \leq 9$  A, di/dt=400 A/µs;  $V_{DS(peak)} < V_{(BR)DSS}, \ V_{DD} = 80\% \ V_{(BR)DSS}.$ 

 $<sup>^{(3)}</sup>$  V<sub>DS</sub>  $\leq 480$  V.

 $<sup>^{(1)}</sup>$  Pulse width limited by  $T_{jmax}$ .

 $<sup>^{(2)}</sup>$  starting  $T_j = 25~^{\circ}C,~I_D = I_{AR},~V_{DD} = 50~V.$ 

Electrical characteristics STU12N60M2

### 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
	Zoro goto voltago droin	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{case} = 125 \text{ °C}$			100	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±10	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.5 A		0.395	0.450	Ω

Table 6: Dynamic

Symbol	Parameter	Parameter Test conditions		Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		ı	538	ı	
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	•	29	1	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	-	1.1	-	ρ.
Coss eq. (1)	Equivalent output capacitance	$V_{DS} = 0$ to 480 V, $V_{GS} = 0$ V	-	106	-	pF
$R_{G}$	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	7	-	Ω
$Q_g$	Total gate charge	$V_{DD} = 400 \text{ V}, I_{D} = 9 \text{ A},$	•	16	1	
$Q_gs$	Gate-source charge	V <sub>GS</sub> = 10 V (see <i>Figure 15</i> :		2.3	•	nC
$Q_{gd}$	Gate-drain charge	"Gate charge test circuit")	•	8.5	•	

#### Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 4.5 \text{ A}$	ı	9.2	ı	
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 14: "Switching	-	9.2	•	
$t_{d(off)}$	Turn-off delay time	times test circuit for	ı	5	ı	ns
t <sub>f</sub>	Fall time	resistive load" and Figure 19: "Switching time waveform")	ı	18	ı	

 $<sup>^{(1)}</sup>$   $C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Table 8: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		9	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		36	А
$V_{SD}^{(2)}$	Forward on voltage	$V_{GS} = 0 \text{ V}, I_{SD} = 9 \text{ A}$	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 9 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	284		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive	-	2.4		μC
I <sub>RRM</sub>	Reverse recovery current	load switching and diode recovery times")	-	17		А
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 9 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	404		ns
Q <sub>rr</sub>	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 16: "Test circuit	-	3.5		μC
I <sub>RRM</sub>	Reverse recovery current	for inductive load switching and diode recovery times")	-	17.5		Α


#### Notes:


 $<sup>^{\</sup>left( 1\right) }$  Pulse width is limited by safe operating area.


 $<sup>^{(2)}</sup>$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.


## 2.1 Electrical characteristics (curves)











DocID027901 Rev 1

6/12

STU12N60M2 Electrical characteristics




Figure 9: Normalized gate threshold voltage vs temperature

V<sub>GS(III)</sub>

1.10

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00

1.00


1.00


1.00


1.00

1.00

Figure 10: Normalized on-resistance vs temperature R<sub>DS(on)</sub> (norm.) GIPG110515MQF1LRON V<sub>GS</sub> = 10 V 2.2 1.8 1.4 1.0 0.6 0.2L -75 -25 25 75 125 T<sub>i</sub> (°C)










Test circuits STU12N60M2


AM01468v1


## 3 Test circuits











8/12 DocID027901 Rev 1


STU12N60M2 Package information

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 4.1 IPAK (TO-251) Type A package information

Figure 20: IPAK (TO-251) type A package outline



5/

DocID027901 Rev 1

Table 9: IPAK (TO-251) type A package mechanical data

		mm	
Dim.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
b	0.64		0.90
b2			0.95
b4	5.20		5.40
B5		0.30	
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
E	6.40		6.60
е		2.28	
e1	4.40		4.60
Н		16.10	
L	9.00		9.40
L1	0.80		1.20
L2		0.80	1.00
V1		10°	
VI		10	

STU12N60M2 Revision history

# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
22-May-2015	1	First release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

