

### **STL45N65M5**

# N-channel 650 V, 0.075 Ω typ., 22.5 A MDmesh™ M5 Power MOSFET in a PowerFLAT™ 8x8 HV package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub> @ T <sub>Jmax</sub> .	R <sub>DS(on)</sub> max.	l <sub>D</sub>	Ртот
STL45N65M5	710 V	0.086 Ω	22.5 A	160 W

- Extremely low R<sub>DS(on)</sub>
- Low gate charge and input capacitance
- Excellent switching performance
- 100% avalanche tested

### **Applications**

Switching applications

### **Description**

This device is an N-channel Power MOSFET based on the MDmesh™ M5 innovative vertical process technology combined with the well-known PowerMESH™ horizontal layout. The resulting product offers extremely low onresistance, making it particularly suitable for applications requiring high power and superior efficiency.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STL45N65M5	45N65M5	PowerFLAT™ 8x8 HV	Tape and reel

October 2015 DocID023354 Rev 2 1/16

Contents STL45N65M5

### Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	PowerFLAT 8x8 HV package information	11
	4.2	PowerFLAT 8x8 HV packing information	13
5	Revisio	n history	15

Downloaded from Arrow.com.

STL45N65M5 Electrical ratings

### 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	650	V
$V_{GS}$	Gate-source voltage	±25	V
Ip <sup>(1)</sup>	Drain current (continuous) at T <sub>case</sub> = 25 °C	22.5	۸
ID	Drain current (continuous) at T <sub>case</sub> = 100 °C	18	А
I <sub>DM</sub> <sup>(1)(2)</sup>	I <sub>DM</sub> <sup>(1)(2)</sup> Drain current (pulsed)		А
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at T <sub>case</sub> = 25 °C	160	W
I <sub>D</sub> (3)	Drain current (continuous) at T <sub>amb</sub> = 25 °C	3.8	۸
ID	Drain current (continuous) at T <sub>amb</sub> = 100 °C	2.4	А
P <sub>TOT</sub> (3)	Total dissipation at T <sub>amb</sub> = 25 °C	2.8	W
dv/dt <sup>(4)</sup>	dv/dt <sup>(4)</sup> Peak diode recovery voltage slope		V/ns
T <sub>stg</sub>	T <sub>stg</sub> Storage temperature		°C
Tj	Operating junction temperature	-55 to 150	C

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	0.78	°C/W
R <sub>thj-amb</sub> <sup>(1)</sup>	R <sub>thj-amb</sub> <sup>(1)</sup> Thermal resistance junction-ambient 4		C/VV

#### Notes:

**Table 4: Avalanche characteristics** 

Symbol	Parameter		Unit
I <sub>AR</sub> <sup>(1)</sup>	Avalanche current, repetitive or not repetitive	8	Α
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	810	mJ

#### Notes:

 $<sup>^{\</sup>left(1\right)}$  The value is rated according to  $R_{thj\text{-}case}$  and limited by package.

<sup>(2)</sup> Pulse width limited by safe operating area.

 $<sup>^{(3)}</sup>$  When mounted on a 1-inch² FR-4, 2oz Cu board.

 $<sup>^{(4)}</sup>$  IsD  $\leq 22.5$  A, di/dt  $\leq 400$  A/µs, VDD = 400 V, VDS(peak) < V(BR)DSS.

<sup>&</sup>lt;sup>(1)</sup> When mounted on a 1-inch² FR-4, 2oz Cu board.

 $<sup>^{\</sup>left(1\right)}$  Pulse width limited by  $T_{jmax}.$ 

 $<sup>^{(2)}</sup>$  starting  $T_j$  = 25 °C,  $I_D$  =  $I_{AR},\,V_{DD}$  = 50 V.

Electrical characteristics STL45N65M5

### 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			V
	Zoro goto voltago droin	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}$			1	μΑ
IDSS	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 650 V, T <sub>case</sub> = 125 °C			100	μΑ
Igss	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±25 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 14.5 A		0.075	0.086	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		•	3470	1	
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	1	82	ı	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	1	7	ı	ρ.
Co(er) <sup>(1)</sup>	Equivalent output capacitance energy related	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 0 to 520 V	1	79	ı	pF
C <sub>o(tr)</sub> <sup>(2)</sup>	Equivalent output capacitance time related		1	280	1	-
R <sub>G</sub>	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	1	2	ı	Ω
Qg	Total gate charge	V <sub>DD</sub> = 520 V, I <sub>D</sub> = 17.5 A,	1	82	ı	
$Q_{gs}$	Gate-source charge	V <sub>GS</sub> = 10 V (see <i>Figure 16</i> :		18.5	1	nC
$Q_{\text{gd}}$	Gate-drain charge	"Gate charge test circuit")	-	35	-	

#### Notes:

**Table 7: Switching times** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(v)</sub>	Voltage delay time	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 22.5 A	ı	79.5	ı	
t <sub>r(v)</sub>	Voltage rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V (see)$	ı	11	ı	
t <sub>f(i)</sub>	Current fall time	Figure 20: "Switching time	1	9.3	-	ns
t <sub>c(off)</sub>	Crossing time	waveform")	-	16	-	

4/16 DocID023354 Rev 2

 $<sup>^{(1)}</sup>$  Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

 $<sup>^{(2)}</sup>$  Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> <sup>(1)</sup>	Source-drain current		-		22.5	Α
I <sub>SDM</sub> <sup>(1)(2)</sup>	Source-drain current (pulsed)		-		90	Α
V <sub>SD</sub> <sup>(3)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 22.5 A	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 22.5 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	346		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 100 V (see Figure 17: " Test circuit for inductive load	-	6		μC
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")	1	35		Α
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 22.5 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	432		ns
Qrr	Reverse recovery charge	$V_{DD} = 100 \text{ V}, T_J = 150 ^{\circ}\text{C}$ (see Figure 17: " Test circuit for	-	8.4		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	39		А


#### Notes:


 $<sup>^{\</sup>left(1\right)}$  The value is rated according to  $R_{thj\text{-}case}$  and limited by package.


 $<sup>^{\</sup>left( 2\right) }$  Pulse width is limited by safe operating area.


 $<sup>^{(3)}</sup>$  Pulse test: pulse duration = 300  $\mu$ s, duty cycle 1.5%.


# 2.1 Electrical characteristics (curves)











DocID023354 Rev 2

6/16

STL45N65M5 Electrical characteristics




Figure 9: Output capacitance stored energy

| Eoss (µJ) | 16 | 12 | 8 | 4 | 0 | 0 | 200 | 400 | 600 | V<sub>DS</sub>(V)

Figure 11: Normalized on-resistance vs. temperature

R<sub>DS(on)</sub> GIPG091015N65M5LRON
(norm.)
2.1

1.7


1.3


0.9


0.5

0.5

0 50 100 T<sub>j</sub>(°C)









#### Notes:


 $^{(1)}\mbox{E}_{on}$  including reverse recovery of a SiC diode


STL45N65M5 Test circuits


### 3 Test circuits













# 4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

Downloaded from Arrow.com.

STL45N65M5 Package information

# 4.1 PowerFLAT 8x8 HV package information

Figure 21: PowerFLAT™ 8x8 HV package outline



47/


DocID023354 Rev 2

11/16

Table 9: PowerFLAT™ 8x8 HV mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
A	0.75	0.85	0.95
A1	0.00		0.05
A3	0.10	0.20	0.30
b	0.90	1.00	1.10
D	7.90	8.00	8.10
Е	7.90	8.00	8.10
D2	7.10	7.20	7.30
E1	2.65	2.75	2.85
E2	4.25	4.35	4.45
е		2.00	
L	0.40	0.50	0.60

Figure 22: PowerFLAT™ 8x8 HV footprint



•3

All dimensions are in millimeters.

12/16 DocID023354 Rev 2

STL45N65M5 Package information

# 4.2 PowerFLAT 8x8 HV packing information

Figure 23: PowerFLAT™ 8x8 HV tape




Figure 24: PowerFLAT™ 8x8 HV package orientation in carrier tape





Figure 25: PowerFLAT™ 8x8 HV reel



STL45N65M5 Revision history

# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
20-Sep-2012	1	First release.
09-Oct-2015	2	Text and formatting changes throughout document Datasheet status changed from preliminary to production data In section Electrical ratings: - added table Avalanche characteristics In section Electrical characteristics: - renamed table Static (was On /off states) Updated section Test circuits Updated and renamed section Package information (was Package
		mechanical data)

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

