

# STB15N80K5, STF15N80K5, STP15N80K5, STW15N80K5

N-channel 800 V, 0.3 Ω typ., 14 A MDmesh™ K5 Power MOSFETs in D<sup>2</sup>PAK, TO-220FP, TO-220 and TO-247 packages

Datasheet - production data





Figure 1. Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>	P <sub>TOT</sub>
STB15N80K5				190 W
STF15N80K5	800 V	0.375 Ω	14 A	35 W
STP15N80K5	800 V	0.373 12	14 A	190 W
STW15N80K5				190 00

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best figure of merit (FoM)
- Ultra low gate charge
- 100% avalanche tested
- Zener-protected

#### **Applications**

· Switching applications

#### **Description**

These very high voltage N-channel Power MOSFETs are designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

**Table 1. Device summary** 

Order code	Marking	Package	Packaging
STB15N80K5		D <sup>2</sup> PAK	Tape and reel
STF15N80K5	451100145	TO-220FP	
STP15N80K5	15N80K5	TO-220	Tube
STW15N80K5		TO-247	

October 2014 DocID023468 Rev 3 1/23

#### **Contents**

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	9
4	Package mechanical data1	0
	4.1 STB15N80K5, D <sup>2</sup> PAK (TO-263)	1
	4.2 STP15N80K5, TO-220	4
	4.3 STF15N80K5, TO-220FP	6
	4.4 STW15N80K5, TO-247 1	8
5	Packaging information 2	C
6	Revision history	2

# 1 Electrical ratings

Table 2. Absolute maximum ratings

		Va				
Symbol	Parameter	D <sup>2</sup> PAK, TO-220, TO-247	TO-220FP	Unit		
$V_{GS}$	Gate- source voltage	±	30	V		
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	14	14 <sup>(1)</sup>	Α		
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	8.8	8.8 <sup>(1)</sup>	Α		
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	56 56 <sup>(1)</sup>		Α		
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	190 35		W		
I <sub>AR</sub>	Max current during repetitive or single pulse avalanche (pulse width limited by T <sub>jmax</sub> )	4		А		
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AS}$ , $V_{DD} = 50$ V)	150		mJ		
V <sub>iso</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s;T <sub>C</sub> =25 °C)		2500	V		
dv/dt (3)	Peak diode recovery voltage slope	4.5		V/ns		
T <sub>j</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-55 to 150		-55 to 150		°C

<sup>1.</sup> Limited by package.

Table 3. Thermal data

Symbol Parameter		Value				
Symbol	raiailletei	TO-220	TO-247	D <sup>2</sup> PAK	TO-220FP	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	0.66			3.6	
R <sub>thj-amb</sub>	Thermal resistance junction-amb max	62.5 50		62.5	°C/W	
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb max			30		

<sup>1.</sup> When mounted on 1inch<sup>2</sup> FR-4 board, 2 oz Cu.

<sup>2.</sup> Pulse width limited by safe operating area.

<sup>3.</sup>  $I_{SD} \leq 14 \text{ A}, \text{ di/dt } \leq 100 \text{ A/µs}, V_{Peak} \leq V_{(BR)DSS}$ 

#### 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified).

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage (V <sub>GS</sub> = 0)	I <sub>D</sub> = 1 mA	800			٧
1	Zero gate voltage drain	V <sub>DS</sub> = 800 V			1	μΑ
I <sub>DSS</sub>	current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 800 V, Tc=125 °C			50	μA
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	4	5	>
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 7 A		0.3	0.375	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	1100	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> =100 V, f=1 MHz, V <sub>GS</sub> =0	-	85	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	, pg	-	1.5	-	pF
C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent capacitance time related		-	113	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	$V_{GS} = 0$ , $V_{DS} = 0$ to 640 V	-	49	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1MHz, I <sub>D</sub> =0	-	4.5	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 640 V, I <sub>D</sub> = 14 A	-	32	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> =10 V	-	6	-	nC
$Q_{gd}$	Gate-drain charge	(see Figure 20)	-	22	-	nC

<sup>1.</sup> Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

47/

<sup>2.</sup> Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time		-	19	-	ns
t <sub>r</sub>	Rise time	$V_{DD} = 400 \text{ V}, I_{D} = 7 \text{ A}, R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	17.6	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 19 and 24)	-	44	-	ns
t <sub>f</sub>	Fall time		-	10	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		14	Α
I <sub>SDM</sub>	Source-drain current (pulsed)		-		56	Α
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> = 14 A, V <sub>GS</sub> =0	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 14 A, V <sub>DD</sub> = 60 V	ı	445		ns
$Q_{rr}$	Reverse recovery charge	di/dt = 100 A/μs,	-	8.2		μС
I <sub>RRM</sub>	Reverse recovery current	(see Figure 21)	-	37		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 14 A,V <sub>DD</sub> = 60 V di/dt=100 A/µs, Tj=150 °C (see <i>Figure 21</i> )	-	580		ns
Q <sub>rr</sub>	Reverse recovery charge		-	10		μС
I <sub>RRM</sub>	Reverse recovery current		-	35	·	Α

<sup>1.</sup> Pulsed: pulse duration = 300µs, duty cycle 1.5%

Table 8. Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
V <sub>(BR)GSO</sub>	Gate-source breakdown voltage	$I_{GS}$ = ± 1mA, $I_D$ = 0	30	-	-	V

The built-in back-to-back Zener diodes have been specifically designed to enhance the ESD capability of the device. The Zener voltage is appropriate for efficient and cost-effective intervention to protect the device integrity. These integrated Zener diodes thus eliminate the need for external components.

#### 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for D<sup>2</sup>PAK and TO-220

Figure 3. Thermal impedance for D<sup>2</sup>PAK and TO-220







Figure 4. Safe operating area for TO-220FP

Figure 5. Thermal impedance for TO-220FP







Figure 6. Safe operating area for TO-247

Figure 7. Thermal impedance for TO-247






Figure 8. Output characteristics




Figure 9. Transfer characteristics





Figure 10. Gate charge vs gate-source voltage

Figure 11. Static drain-source on-resistance








Figure 12. Capacitance variations

Figure 13. Source-drain diode forward characteristics





47/

Figure 14. Normalized gate threshold voltage vs temperature

Figure 15. Normalized on-resistance vs temperature




Figure 16. Output capacitance stored energy




Figure 17. Normalized V<sub>DS</sub> vs temperature





Figure 18. Maximum avalanche energy vs temperature



#### 3 Test circuits

Figure 19. Switching times test circuit for resistive load

Figure 20. Gate charge test circuit




Figure 21. Test circuit for inductive load switching and diode recovery times

Figure 22. Unclamped inductive load test circuit





Figure 23. Unclamped inductive waveform

Figure 24. Switching time waveform





#### 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.

# 4.1 STB15N80K5, D<sup>2</sup>PAK (TO-263)




Figure 25. D<sup>2</sup>PAK (TO-263) drawing

Table 9. D<sup>2</sup>PAK (TO-263) mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
С	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
E	10		10.40
E1	8.50	8.70	8.90
E2	6.85	7.05	7.25
е		2.54	
e1	4.88		5.28
Н	15		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.4	
V2	0°		8°

9.75
16.9
2.54
5.08

Figure 26. D<sup>2</sup>PAK footprint<sup>(a)</sup>

a. All dimension are in millimeters

# 4.2 STP15N80K5, TO-220

Figure 27. TO-220 type A drawing

Table 10. TO-220 type A mechanical data

Dim		mm				
Dim.	Min.	Тур.	Max.			
А	4.40		4.60			
b	0.61		0.88			
b1	1.14		1.70			
С	0.48		0.70			
D	15.25		15.75			
D1		1.27				
E	10		10.40			
е	2.40		2.70			
e1	4.95		5.15			
F	1.23		1.32			
H1	6.20		6.60			
J1	2.40		2.72			
L	13		14			
L1	3.50		3.93			
L20		16.40				
L30		28.90				
ØP	3.75		3.85			
Q	2.65		2.95			

# 4.3 STF15N80K5, TO-220FP

Dia L6 L2 *L7* L3 Ľ5 F1 F2

Figure 28. TO-220FP drawing

16/23 DocID023468 Rev 3

Ε

7012510\_Rev\_K\_B

Table 11. TO-220FP mechanical data

Dim.	mm			
	Min.	Тур.	Max.	
А	4.4		4.6	
В	2.5		2.7	
D	2.5		2.75	
Е	0.45		0.7	
F	0.75		1	
F1	1.15		1.70	
F2	1.15		1.70	
G	4.95		5.2	
G1	2.4		2.7	
Н	10		10.4	
L2		16		
L3	28.6		30.6	
L4	9.8		10.6	
L5	2.9		3.6	
L6	15.9		16.4	
L7	9		9.3	
Dia	3		3.2	

# 4.4 STW15N80K5, TO-247

HEAT-SINK PLANE

HEAT-SINK PLANE

A

BACK VIEW

0075325, H

Figure 29. TO-247 drawing

Table 12. TO-247 mechanical data

Dim.	mm.				
	Min.	Тур.	Max.		
А	4.85		5.15		
A1	2.20		2.60		
b	1.0		1.40		
b1	2.0		2.40		
b2	3.0		3.40		
С	0.40		0.80		
D	19.85		20.15		
Е	15.45		15.75		
е	5.30	5.45	5.60		
L	14.20		14.80		
L1	3.70		4.30		
L2		18.50			
ØP	3.55		3.65		
ØR	4.50		5.50		
S	5.30	5.50	5.70		

# 5 Packaging information

AM08852v2

REEL DIMENSIONS

T

40mm min.

Access hole

At sl ot location

Full radius

Tape slot in core for tape start 25 mm min. width

AM08851v2

Figure 31. Reel

Table 13. D2PAK (TO-263) tape and reel mechanical data

Таре				Reel		
Dim.	n	nm	Dim.	mm		
	Min.	Max.	Dilli.	Min.	Max.	
A0	10.5	10.7	Α		330	
В0	15.7	15.9	В	1.5		
D	1.5	1.6	С	12.8	13.2	
D1	1.59	1.61	D	20.2		
Е	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	N	100		
K0	4.8	5.0	Т		30.4	
P0	3.9	4.1				
P1	11.9	12.1		Base qty	1000	
P2	1.9	2.1		Bulk qty	1000	
R	50					
Т	0.25	0.35				
W	23.7	24.3				

# 6 Revision history

**Table 14. Document revision history** 

Date	Revision	Changes
18-Jul-2012	1	First release.
31-Oct-2012	2	<ul> <li>Inserted: I<sub>AR</sub>, E<sub>AS</sub> and dv/dt values in <i>Table 2</i></li> <li>Inserted: <i>Table 5</i>, 6 and 7 typical values</li> <li>Inserted: <i>Section 2.1: Electrical characteristics (curves)</i></li> <li>Minor text changes</li> </ul>
31-Oct-2014	3	Updated title, description and features Updated Static drain-source on-resistance Minor text changes

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics - All rights reserved



DocID023468 Rev 3

23/23