





## Datasheet

# N-channel 650 V, 390 mΩ typ., 8.5 A MDmesh M5 Power MOSFET in a TO-220FP and TO-220 packages



TO-220FP





## **Features**

Order code	V <sub>DS</sub> @ T <sub>J</sub> max.	R <sub>DS(on)</sub> max.	۱ <sub>D</sub>	
STF12N65M5	710 V	430 mΩ	8.5 A	
STP12N65M5	710 V	430 1102	0.5 A	
Extremely low Research				

- emely low R<sub>DS(on)</sub>
- Low gate charge and input capacitance
- Excellent switching performance
- 100% avalanche tested

## **Applications**

Switching applications

## **Description**

lectronics sales office.

This device is an N-channel Power MOSFET based on the MDmesh M5 innovative vertical process technology combined with the well-known PowerMESH horizontal layout. The resulting product offers extremely low on-resistance, making it particularly suitable for applications requiring high power and superior efficiency.



Product status links				
STF12N65M5				
STP12N65M5				

Product summary				
Order code	STF12N65M5			
Marking	12N65M5			
Package	TO-220FP			
Packing	Tube			
Order code	STP12N65M5			
Marking	12N65M5			
Package	TO-220			
Packing Tube				

# 1 Electrical ratings

Symphol	Devementer	Valu	e	Unit
Symbol	Parameter	TO-220FP	TO-220	Unit
V <sub>DS</sub>	Drain-source voltage	650	)	V
V <sub>GS</sub>	Gate-source voltage	25		V
1	Drain current (continuous) at T <sub>C</sub> = 25 °C	8.5 <sup>(1)</sup>	8.5	•
۱D	I <sub>D</sub> Drain current (continuous) at T <sub>C</sub> = 100 °C		5.4	A
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	34	34	А
P <sub>TOT</sub>	Total power dissipation at $T_C$ = 25 °C	25	70	W
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_J$ max.)	2.5		А
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>J</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	150		mJ
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	15		V/ns
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s, T_C = 25 °C)			kV
T <sub>stg</sub>	Storage temperature range			°C
TJ	T <sub>J</sub> Operating junction temperature range		-55 to 150	

### Table 1. Absolute maximum ratings

1. Limited by maximum junction temperature.

2. Pulse width is limited by safe operating area.

3.  $I_{SD} \le 8.5 \text{ A}, \text{ di/dt} \le 400 \text{ A/}\mu\text{s}, V_{DS} \text{ (peak)} < V_{(BR)DSS}, V_{DD} = 400 \text{ V}.$ 

### Table 2. Thermal data

Symbol	Parameter		Value		
Symbol		TO-220FP	TO-220	Unit	
R <sub>thJC</sub>	Thermal resistance, junction-to-case	5.00	1.79	°C/W	
R <sub>thJA</sub>	R <sub>thJA</sub> Thermal resistance, junction-to-ambient		5	°C/W	

# 2 Electrical characteristics

57

 $T_C$  = 25  $^\circ C$  unless otherwise specified.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}$ = 0 V, I <sub>D</sub> = 1 mA	650			V
<b>I</b> = = =	Zoro goto voltago drain ourrent	$V_{GS}$ = 0 V, $V_{DS}$ = 650 V			1	
IDSS	Zero gate voltage drain current	$V_{GS}$ = 0 V, $V_{DS}$ = 650 V, $T_{C}$ = 125 °C <sup>(1)</sup>			100	μA
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ±25 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.3 A		390	430	mΩ

### Table 3. On/off states

1. Specified by design, not tested in production.

### Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	900	-	pF
C <sub>oss</sub>	Output capacitance	$V_{DS}$ = 100 V, f = 1 MHz, $V_{GS}$ = 0 V	-	22	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	2	-	pF
Co(tr) <sup>(1)</sup>	Equivalent capacitance time related	V <sub>DS</sub> = 0 to 520 V, V <sub>GS</sub> = 0 V f = 1 MHz, I <sub>D</sub> = 0 A		64	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related			21	-	pF
Rg	Intrinsic gate resistance			5	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 520 V, I <sub>D</sub> = 4.25 A, V <sub>GS</sub> = 0 to 10 V	-	20	-	nC
Q <sub>gs</sub>	Gate-source charge	(see Figure 17. Test circuit for gate	-	4.8	-	nC
Q <sub>gd</sub>	Gate-drain charge	charge behavior)		8.3	-	nC

1. C<sub>o(tr)</sub> is an equivalent capacitance that provides the same charging time as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 V to the stated value.

C<sub>o(er)</sub> is an equivalent capacitance that provides the same stored energy as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 V to the stated value.

#### Table 5. Switching times


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(v)</sub>	Voltage delay time	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 5 A,	-	22.6	-	ns
t <sub>r(v)</sub>	Voltage rise time	$R_G$ = 4.7 $\Omega$ , $V_{GS}$ = 10 V	-	17.6	-	ns
t <sub>f(i)</sub>	Current fall time	(see Figure 18. Test circuit for inductive load switching and diode recovery times and Figure 21. Switching time waveform)		15.6	-	ns
t <sub>c(off)</sub>	Crossing time			23.4	-	ns


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		8.5	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		34	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD}$ = 8.5 A, $V_{GS}$ = 0 V	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 8.5 A, di/dt = 100 A/µs,	-	230		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 100 V	-	2.2		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 18. Test circuit for inductive load switching and diode recovery times)	-	19		А
t <sub>rr</sub>	Reverse recovery time	$I_{SD}$ = 8.5 A, di/dt = 100 A/µs,	-	280		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 100 V, T <sub>J</sub> = 150 °C	-	2.7		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 18. Test circuit for inductive load switching and diode recovery times)	-	19		А


1. Pulse width is limited by safe operating area.


2. Pulsed: pulse duration =  $300 \ \mu$ s, duty cycle 1.5%.


## 2.1 Electrical characteristics (curves)


























Figure 12. Normalized on-resistance vs temperature















## 3 Test circuits










57

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

## 4.1 TO-220FP package information





7012510\_Rev\_13\_B


Dim.		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
В	2.50		2.70
D	2.50		2.75
E	0.45		0.70
F	0.75		1.00
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.20
G1	2.40		2.70
Н	10.00		10.40
L2		16.00	
L3	28.60		30.60
L4	9.80		10.60
L5	2.90		3.60
L6	15.90		16.40
L7	9.00		9.30
Dia	3.00		3.20


## Table 7. TO-220FP package mechanical data

## 4.2 TO-220 type A package information

57

## Figure 23. TO-220 type A package outline





0015988\_typeA\_Rev\_23

Dim. –		mm	
	Min.	Тур.	Max.
A	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10.00		10.40
e	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øP	3.75		3.85
Q	2.65		2.95
Slug flatness		0.03	0.10

## Table 8. TO-220 type A package mechanical data

## **Revision history**

Date	Version	Changes
24-Feb-2009	1	First release.
27-Feb-2009	2	Corrected package information on first page.
21-Jan-2010	3	Document status promoted from preliminary data to datasheet.
29-Jun-2010	4	<ul> <li><i>– Figure 15: Normalized on resistance vs temperature</i> has been updated.</li> <li>– V<sub>GS</sub> value in <i>Table 4</i> has been corrected.</li> </ul>
22-Jun-2011	5	Updated <i>Figure 18</i> and <i>Figure 20.</i> Updated gate charge in <i>Table 5</i> and switching time in <i>Table 6</i> .
11-Mar-2022	6	The part numbers STD12N65M5, STI12N65M5 and STU12N65M5 have been removed and the document has been updated accordingly. Updated title, Features and Description on cover page. Modified R <sub>g</sub> value in the Table 4. Dynamic. Updated Section 4 Package information. Minor text changes.

### Table 9. Document revision history



# Contents

1	Elect	rical ratings	.2		
2	Electrical characteristics				
	2.1	Electrical characteristics (curves)	. 5		
3	Test o	circuits	.8		
4	4 Package information				
	4.1	TO-220FP package information	. 9		
	4.2	TO-220 type A package information	11		
Rev	ision h	nistory	13		

### IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved