

STL40DN3LLH5

Automotive-grade dual N-channel 30 V, 0.016 Ω typ., 40 A STripFET™ H5 Power MOSFET in a PowerFLAT™ 5x6 DI package





Figure 1. Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STL40DN3LLH5	30 V	0.018 Ω	40 A

• AEC-Q101 qualified



Datasheet - production data

- Low on-resistance
- High avalanche ruggedness
- Low gate drive power loss
- Wettable flank package

Applications

• Switching applications

Description

This device is an N-channel Power MOSFET developed using STMicroelectronics' STripFET[™] H5 technology. The device has been optimized to achieve very low on-state resistance, contributing to a FoM that is among the best in its class.

Table 1. Device summary

Order code	Marking	Package	Packing
STL40DN3LLH5	40DN3LH5	PowerFLAT™ 5x6 double island	Tape and reel

October 2016

DocID18416 Rev 7

1/16

This is information on a product in full production.

Contents

1	Electrical ratings 3
2	Electrical characteristics 4
	2.1 Electrical characteristics (curves)
3	Test circuits
4	Package information9
	4.1 PowerFLAT 5x6 double island WF type R 10
5	Packing information
6	Revision history



1 Electrical ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	30	V
V _{GS}	Gate-source voltage	± 22	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	40	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	28	Α
I _D ⁽²⁾	Drain current (continuous) at T _{pcb} = 25 °C	11	А
I _D ⁽²⁾	Drain current (continuous) at T _{pcb} =100°C	7	Α
I _{DM} ⁽²⁾⁽³⁾	Drain current (pulsed)	44	Α
I _{DM} ⁽¹⁾⁽³⁾	Drain current (pulsed)	160	А
P _{TOT} ⁽¹⁾	Total dissipation at $T_{C} = 25^{\circ}C$	50	W
P _{TOT} ⁽²⁾	Total dissipation at T _{pcb} = 25°C	4.7	W
ТJ	Operating junction temperature range	-55 to 175	°C
T _{stg}	Storage temperature range	-55 10 175	C

1. The value is rated according $\mathsf{R}_{thj\text{-}c}$

2. The value is rated according $\mathsf{R}_{thj\text{-pcb}}$

3. Pulse width limited by safe operating area

Table 3. Thermal resistance

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	3.0	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	32	°C/W

1. When mounted on FR-4 board of 1inch², 2oz Cu, t < 10 s



2 Electrical characteristics

(T_{CASE}=25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_{D} = 250 \ \mu A, \ V_{GS} = 0 \ V$	30			V
	Zara gata valtaga drain	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$			1	μA
I _{DSS}	Zero gate voltage drain current	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V},$ $T_{J} = 125 \text{ °C}^{(1)}$			10	μA
I _{GSS}	Gate body leakage current	V_{GS} = ± 22 V, V_{DS} = 0 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, \ I_D = 250 \ \mu A$	1	1.5		V
R _{DS(on)}	Static drain-source on	V_{GS} = 10 V, I _D = 5.5 A		0.016	0.018	Ω
	resistance	V_{GS} = 4.5 V, I _D = 5.5 A		0.02	0.025	Ω

Table 4. On/off states

1. Defined by design, not subject to production test

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	475	-	pF
C _{oss}	Output capacitance	V _{DS} = 25 V, f = 1 MHz,	-	97	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	19	-	pF
Qg	Total gate charge	V _{DD} = 15 V, I _D = 11 A		4.5	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 4.5 V	-	1.7	-	nC
Q _{gd}	Gate-drain charge	(see Figure 13)	-	1.9	-	nC

Table 5. Dynamic

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time		-	4	-	ns
t _r	Rise time	V_{DD} = 15 V, I _D = 11 A, R _G = 4.7 Ω, V _{GS} = 10 V	-	22	-	ns
t _{d(off)}	Turn-off delay time	$K_{G} = 4.7 \Omega_2, V_{GS} = 10 V$ (see Figure 12)	-	13	-	ns
t _f	Fall time		-	2.8	-	ns




Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	$I_{SD} = 11 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.1	V
t _{rr}	Reverse recovery time	I _{SD} = 11 A,	-	16.2		ns
Q _{rr}	Reverse recovery charge	di/dt = 100 A/µs,	-	1		nC
I _{RRM}	Reverse recovery current	V _{DD} = 25 V, Tj =150 °C	-	8.1		А

Table 7. Source drain diode


1. Pulsed: pulse duration=300µs, duty cycle 1.5%



2.1 Electrical characteristics (curves)












3 Test circuits









4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



4.1 PowerFLAT 5x6 double island WF type R




Figure 18. PowerFLAT 5x6 double island WF type R outline



Ref.		Dimensions (mm)	
Ref.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
E	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E8	0.55	1.00	0.75
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
К	1.275		1.575
L	0.725	0.825	0.925
L1	0.175	0.275	0.375
θ	0°		12°

 Table 8. PowerFLAT 5x6 double island WF type R mechanical data







Figure 19. PowerFLAT™ 5x6 double island recommended footprint (dimensions are in mm)

12/16



Packing information 5







Figure 21. PowerFLAT™ 5x6 package orientation in carrier tape







6 Revision history

Date	Revision	Changes
24-Jan-2011	1	First release.
03-Oct-2012	2	Section 2.1: Electrical characteristics (curves) has been added. Document status promoted from preliminary data to datasheet. Minor text changes.
14-Dec-2012	3	Modified the Applications section on the coverpage to "Automotive switching applications".
23-Feb-2015	4	Updated Section 4: Package mechanical data and added Section 5: Packing information. Updated title and features in cover page. Minor text changes.
27-Oct-2015	5	Updated title and features in cover page. Updated <i>Table 2, Table 3, Table 4 and Table 7.</i> Updated <i>Section 4: Package information</i> Minor text changes.
11-Mar-2016	6	Updated silhoette in cover page. Updated Table 1: Device summary, Table 2: Absolute maximum ratings, Table 3: Thermal resistance and Table 4: On/off states. Updated Figure 2: Safe operating area. Updated Section 4.1: PowerFLAT 5x6 double island WF type R Updated Section 5: Packing information. Minor text changes.
7-Oct-2016	7	Updated marking and <i>Section 4.1: PowerFLAT 5x6 double island</i> <i>WF type R</i> . Minor text changes.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

