

# STG80V60FD7


## 600 V, 80 A trench gate field-stop V series IGBT die in D7 packing

device is a part of the V series IGBTs.

This die is an IGBT developed using an advanced propriety trench gate and field-stop structure. The

Description

Datasheet - preliminary data



### Features

- Maximum junction temperature: T<sub>J</sub> = 175 °C
- Very high speed switching series
- Tail-less switching off
- V<sub>CE(sat)</sub> = 1.85 V (typ.)@ I<sub>C</sub> = 80A
- Tight parameters distribution
- Safer paralleling

### **Applications**

- Solar
- UPS
- Welding
- High frequency converter
- PFC

#### Table 1. Device summary

Order code	V <sub>CE</sub>	I <sub>CN</sub>	Die size	Packing
STG80V60FD7	600V	80 A	6.50 x 6.30 mm <sup>2</sup>	D7

## Contents

1	Mech	anical parameters 3
2	Elect	rical ratings
3	Chip	layout
4	Addi	tional information
	4.1	Additional testing and screening 8
	4.2	Shipping
	4.3	Handling
	4.4	Wafer/die storage 8
5	Revis	sion history



## 1 Mechanical parameters

Parameter		Value	Unit
Die size		6.50 x 6.30	mm²
Wafer size		200	mm
Die thickness		70	μm
Maximum possible dice per wafer		654	dice
Front side passivation		Silicone nit	ride
Emitter pad size (x2)		5.84 x 1.65	mm²
Gate pad size		0.36 x 0.50	mm²
Front side metallization	composition	AlSiCu	
	thickness	4.5	μm
Back side metallization	composition	AI/Ti/NiV/Ag	
	thickness	0.65	μm
Die bond		Electrically conductive g	lue or soft solder
Recommended wire bonding		≤ 500	μm

### Table 2. Mechanical parameters



## 2 Electrical ratings

Symbol	Parameter	Value	Unit
V <sub>CES</sub>	Collector-emitter voltage (V <sub>GE</sub> = 0)	600	V
$V_{GE}$	Gate-emitter voltage	±20	V
Ι <sub>C</sub>	Continuous collector current limited by T <sub>Jmax</sub>	80 <sup>(1)</sup>	Α
$I_{CP}^{(1)}$	Pulsed collector current, $T_p$ limited by $T_{Jmax}$	240	А
Тj	Operating junction temperature	- 55 to 175	°C

#### Table 3. Absolute maximum ratings (T<sub>J</sub> = 25 °C, unless otherwise specified)

1. Depending on thermal properties of assembly

······································						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>BR(CES)</sub>	Collector-emitter breakdown voltage	$I_{C} = 2 \text{ mA}, V_{GE} = 0 \text{ V}$	600			V
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	V <sub>GE</sub> = 15 V, I <sub>C</sub> = 15 A			2.2	V
V <sub>GE(th)</sub>	Gate threshold voltage	$V_{CE} = V_{GE}$ , $I_C = 1 \text{ mA}$	5	6	7	V
I <sub>GES</sub>	Gate-emitter leakage current	$V_{GE} = \pm 20V, V_{CE} = 0 V$			± 250	nA
I <sub>CES</sub>	Collector cut-off current	$V_{CE} = 650 \text{ V}, V_{GE} = 0 \text{ V}$			25	μA

Table 4. Static characteristics (tested on wafer unless otherwise specified)
------------------------------------------------------------------------------



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		V <sub>GE</sub> = 15V, I <sub>C</sub> = 80 A	-	1.85	2.3	V
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	V <sub>GE</sub> = 15V, I <sub>C</sub> = 80 A T <sub>J</sub> = 175°C	-	2.4		V
C <sub>ies</sub>	Input capacitance		-	10800		pF
C <sub>oes</sub>	Output capacitance	V <sub>CE</sub> = 25 V, f = 1 Mhz	-	390		pF
C <sub>res</sub>	Reverse transfer capacitive	V <sub>GE</sub> = 0 V	-	220		pF
Qg	Total gate charge		-	448		nC
Q <sub>ge</sub>	Gate emitter charge	V <sub>CC</sub> = 480 V, I <sub>C</sub> = 80 A, V <sub>GE</sub> = 15V	-	76		nC
Q <sub>gc</sub>	Gate collector charge		-	184		nC

Table 5. Electrical characteristics <sup>(1)</sup> (not tested at chip level, verified by design/characterization)

1. Value are referred to packaged device STGW80V60DF with specific circuit test

Table 6. Switching characteristics<sup>(1)</sup> on inductive load (not tested at chip level, verified by design/characterization)

	(not tobled at only lovel, vermed by acolymonatabelization)					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time		-	60	-	ns
t <sub>r</sub>	Current rise time	$V_{cc} = 400 \text{ V}, \text{ I}_{c} = 80 \text{ A},$	-	30	-	ns
t <sub>d(off)</sub>	Turn-off delay time	$V_{GE}$ = 15 V, $R_{G}$ = 10 $\Omega$	-	220	-	ns
t <sub>f</sub>	Fall time	T <sub>J</sub> = 25 °C	-	17	-	ns
E <sub>off</sub>	Switching off energy		-	1	-	mJ
t <sub>d(on)</sub>	Turn-on delay time		-	60	-	ns
t <sub>f</sub>	Current rise time	$V_{cc} = 400 \text{ V}, \text{ I}_{c} = 80 \text{ A},$	-	30	-	ns
t <sub>d(off)</sub>	Turn-off delay time	$V_{GE}$ = 15 V, $R_{G}$ = 10 $\Omega$	-	240	-	ns
t <sub>f</sub>	Fall time	T <sub>J</sub> = 175 °C	-	22	-	ns
E <sub>off</sub>	Switching off energy		-	1.25	-	mJ

 Values are strongly dependent on package/module design and mounting technology. These value are referred to the characterization for the device STGW80V60DFwith specific test circuit. Refer to STGW80V60DF datasheet for more information



## 3 Chip layout




Figure 1. Die drawing and dimensions<sup>(a)</sup>

Table 7. Die delivery

Package option	Description	Details
D7	Wafer (8 inches) tested, inked, cut on sticky foil on 10.8" (276 mm) ring (see <i>Figure 2</i> )	Wafer (8 inches) is held by ring protected by two carton shells, inside a plastic envelope sealed under vacuum Maximum number of wafers for each package is 5, weight is about 3.7 Kg

a. Dimensions are in mm.



DocID027775 Rev 1





Figure 3. Die orientation





DocID027775 Rev 1

## 4 Additional information

### 4.1 Additional testing and screening

For customers requiring products supplied as known good die (KGD) or requiring specific die level testing, please contact the local ST sales office.

### 4.2 Shipping

Several shipping options are offered, consult the local ST sales office for availability:

- Die on film sticky foil suffix on sales type D7
- Carrier tape suffix on sales type D8+KGD

### 4.3 Handling

- Products must be handled only at ESD safe workstations. Standard ESD precautions and safe work environments are as defined in MIL-HDBK-263.
- Products must be handled only in a class 1000 or better-designated clean room environment.
- Singular dice are not to be handled with tweezers. A vacuum wand with a non-metallic ESD protected tip should be used.

### 4.4 Wafer/die storage

Once opened, the wafer must be stored in a dry, inert atmosphere, such as nitrogen. Optimum temperature for storage is 18 °C  $\pm$  2 °C with as few variations as possible to avoid parasitic polymerization of the adhesive. Sawn wafers must be processed within 12 weeks after receipt by customer.

After the customer opens the package, the customer is responsible for the products.



## 5 Revision history

Table 8. Documen	t revision history
------------------	--------------------

Date	Revision	Changes
21-Apr-2015	1	Initial release.



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved

DocID027775 Rev 1

