


STP23N80K5

Datasheet - production data

N-channel 800 V, 0.23 Ω typ., 16 A MDmesh™ K5 Power MOSFET in a TO-220 package

TAB TAB TO-220

Figure 1: Internal schematic diagram



Features

Order code	VDS	RDS(on) max.	ID	Ртот
STP23N80K5	800 V	0.28 Ω	16 A	190 W

- Industry's lowest R_{DS(on)} x area
- Industry's best figure of merit (FoM)
- Ultra low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STP23N80K5	23N80K5	TO-220	Tube

DocID028451 Rev 1

www.st.com

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220 package information	10
5	Revisio	on history	12



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	±30	V
1-	Drain current (continuous) at T _{case} = 25 °C	16	٨
١D	Drain current (continuous) at T _{case} = 100 °C	10	A
IDM ⁽¹⁾	Drain current (pulsed)	64	А
P _{TOT}	Total dissipation at T _{case} = 25 °C	190	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	4.5	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	
T _{stg}	Storage temperature	-55 to 150 °C	
Tj	T _j Operating junction temperature		°C

Notes:

 $^{\left(1\right) }$ Pulse width is limited by safe operating area.

 $^{(2)}$ I_SD \leq 16 A, di/dt=100 A/µs; V_DS peak < V(BR)DSS, V_DD = 80% V(BR)DSS.

 $^{(3)}$ V_{DS} ≤ 640 V

Table 3: Thermal data

Symbol	Parameter	Value	Unit	
R _{thj} -case	Thermal resistance junction-case	0.66	°C / M	
R _{thj-amb}	Thermal resistance junction-ambient	30	°C/W	

Table 4: Avalanche characteristics

Symbol	Parameter		Unit
lar ⁽¹⁾	Avalanche current, repetitive or not repetitive	5	А
Eas ⁽²⁾	Single pulse avalanche energy	400	mJ

Notes:

 $^{\left(1\right) }$ Pulse width limited by $T_{jmax}.$

 $^{(2)}$ starting T_{j} = 25 °C, I_{D} = $I_{AR},\,V_{DD}$ = 50 V.



2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 1 mA$	800			V
	Zara gata valtaga drain	$V_{GS} = 0 V, V_{DS} = 800 V$			1	
IDSS Zero gate voltage drain current	V_{GS} = 0 V, V_{DS} = 800 V, T_{case} = 125 °C			50	μA	
I _{GSS}	Gate-body leakage current	V_{DS} = 0 V, V_{GS} = ±20 V			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 8 \text{ A}$		0.23	0.28	Ω

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1000	-	
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	65	I	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	1.5	-	P
C _{O(tr)} ⁽¹⁾	Equivalent output capacitance	V_{DS} = 0 to 640 V, V_{GS} = 0 V	-	165	-	~ F
C _{O(er)} ⁽²⁾	Equivalent output capacitance	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$ V	-	59	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	4.7	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 16 \text{ A},$	-	33	-	
Qgs	Gate-source charge	V _{GS} = 10 V (see Figure 14: "Test circuit for gate charge	-	6	-	nC
Q _{gd}	Gate-drain charge	behavior")	-	25	-	

Table 6: Dynamic

Notes:

 $^{(1)}$ Time related is defined as a constant equivalent capacitance giving the same charging time as C_{OSS} when V_{DS} increases from 0 to 80% V_{DSS} .

 $^{(2)}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as Coss when VDs increases from 0 to 80% VDss

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 400 \text{ V}, \text{ I}_{D} = 8 \text{ A}$	-	14	-	
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13: "Test circuit for	-	9	-	
t _{d(off)}	Turn-off delay time	resistive load switching times"	-	48	-	ns
t _f	Fall time	and Figure 18: "Switching time waveform")	-	9	-	

Table 7: Switching times

4/13

DocID028451 Rev 1



Electrical characteristics

Table 8: Source-drain diode							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Isd	Source-drain current		-		16	А	
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		64	А	
Vsd ⁽²⁾	Forward on voltage	V_{GS} = 0 V, I_{SD} = 16 A	-		1.5	V	
trr	Reverse recovery time	I _{SD} = 16 A, di/dt = 100 A/µs,	-	410		ns	
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 15: "Test circuit for inductive load	-	7		μC	
I _{RRM}	Reverse recovery current	switching and diode recovery times")	-	34		А	
trr	Reverse recovery time	I _{SD} = 16 A, di/dt = 100 A/µs,	-	650		ns	
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{\text{j}} = 150 \text{ °C}$ (see Figure 15: "Test circuit for	-	10		μC	
Irrm	Reverse recovery current	inductive load switching and diode recovery times")	-	32		A	

Notes:

 $^{\left(1\right) }$ Pulse width is limited by safe operating area.


 $^{(2)}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.


Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _(BR) GSO	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	±30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.












DocID028451 Rev 1



Electrical characteristics










57

3 Test circuits







DocID028451 Rev 1





4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.











STP23N80K5

Package information

K5			Package information		
	Table 10: TO-220 ty	pe A mechanical data			
Dim.	mm				
Dim.	Min.	Тур.	Max.		
А	4.40		4.60		
b	0.61		0.88		
b1	1.14		1.70		
С	0.48		0.70		
D	15.25		15.75		
D1		1.27			
E	10		10.40		
е	2.40		2.70		
e1	4.95		5.15		
F	1.23		1.32		
H1	6.20		6.60		
J1	2.40		2.72		
L	13		14		
L1	3.50		3.93		
L20		16.40			
L30		28.90			
øP	3.75		3.85		
Q	2.65		2.95		



5 Revision history

Table 11: Document revision history

Date	Revision	Changes
06-Oct-2015	1	First release.



STP23N80K5

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

