

# **STFU23N80K5**

# N-channel 800 V, 0.23 Ω typ., 16 A MDmesh™ K5 Power MOSFET in a TO-220FP ultra narrow leads package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ΙD	Ртот
STFU23N80K5	800 V	0.28 Ω	16 A	35 W

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### **Description**

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

**Table 1: Device summary** 

Order code		Marking	Package	Packing
	STFU23N80K5	23N80K5	TO-220FP ultra narrow leads	Tube

February 2017 DocID030365 Rev 1 1/12

Contents STFU23N80K5

# Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220FP ultra narrow leads package information	9
5	Revisio	n history	11



Downloaded from Arrow.com.

STFU23N80K5 Electrical ratings

# 1 Electrical ratings

**Table 2: Absolute maximum ratings** 

Symbol	Parameter		Unit
V <sub>G</sub> s	Gate-source voltage	±30	V
1_	Drain current (continuous) at T <sub>case</sub> = 25 °C	16	^
l <sub>D</sub>	Drain current (continuous) at T <sub>case</sub> = 100 °C	10	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	64	Α
P <sub>TOT</sub>	Total dissipation at T <sub>case</sub> = 25 °C	35	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	4.5	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/IIS
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t= 1 s, T <sub>C</sub> = 25 °C)		V
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C
Tj	Operating junction temperature range	-55 10 150	C

#### Notes:

Table 3: Thermal data

Symbol	Symbol Parameter		Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	3.6	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	50	C/VV

**Table 4: Avalanche characteristics** 

	Symbol	Parameter	Value	Unit
Ī	I <sub>AR</sub> <sup>(1)</sup>	Avalanche current, repetitive or not repetitive	5	Α
	E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy		mJ

#### Notes:

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Pulse}$  width is limited by safe operating area.

 $<sup>^{(2)}</sup>I_{SD} \leq$  16 A, di/dt=100 A/ $\mu s$ , VDs peak < V(BR)DSS, VDD = 80% V(BR)DSS

 $<sup>^{(3)}</sup>V_{DS} \le 640 \text{ V}$ 

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Pulse}$  width limited by  $T_{jmax}.$ 

 $<sup>^{(2)}</sup>$ Starting  $T_j = 25$  °C,  $I_D = I_{AR}$ ,  $V_{DD} = 50$  V.

### 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			V
	Zara gata valtaga drain	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V},$ $T_{case} = 125 \text{ °C}^{(1)}$			50	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 8 A		0.23	0.28	Ω

#### Notes:

Table 6: Dynamic

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	1000	ı	
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	1	65	1	pF
Crss	Reverse transfer capacitance	V65 - 0 V	ı	1.5	ı	
$C_{O(tr)}^{(1)}$	Equivalent output capacitance	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$ V	-	165	-	٠,
C <sub>O(er)</sub> <sup>(2)</sup>	Equivalent output capacitance V <sub>DS</sub> = 0 to 640 V, V <sub>GS</sub> = 0 V		ı	59	ı	pF
$R_{G}$	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	4.7	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 640 V, I <sub>D</sub> = 16 A,	-	33	-	
Qgs	Gate-source charge	V <sub>GS</sub> = 0 to 10 V (see Figure 14: "Test circuit	-	6	-	nC
$Q_{gd}$	Gate-drain charge	for gate charge behavior")	-	25	-	

#### Notes:

 $^{(1)}$ Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>.

 $^{(2)}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as Coss when Vps increases from 0 to 80% Vpss.

 $<sup>^{(1)}</sup>$ Defined by design, not subject to production test.

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 8 A	ı	14	ı	
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 13: "Test circuit for	ı	9	ı	
t <sub>d(off)</sub>	Turn-off delay time	resistive load switching times"	-	48	-	ns
<b>t</b> f	Fall time	and Figure 18: "Switching time waveform")	-	9	-	

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		16	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		1		64	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 16 A	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 16 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	410		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 15: "Test circuit for	-	7		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	34		А
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 16 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	650		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 15: "Test circuit for	-	10		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	32		Α

#### Notes:

**Table 9: Gate-source Zener diode** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)GSO</sub>	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	±30	-	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



<sup>&</sup>lt;sup>(1)</sup> Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>$  Pulse test: pulse duration = 300  $\mu$ s, duty cycle 1.5%.

# 2.1 Electrical characteristics (curves)









Figure 4: Output characteristics GIPG130815VK86WOCH **I**<sub>D</sub> (Α) 40 V<sub>GS</sub>= 11 V V<sub>GS</sub>= 10 V 30  $V_{GS}$ = 9 V 20 V<sub>GS</sub>= 8 V 10  $V_{GS}$ = 7 V $V_{GS}$ = 6 V0  $\vec{V}_{DS}(V)$ 12 16







6/12 DocID030365 Rev 1

STFU23N80K5 Electrical characteristics

Figure 8: Capacitance variations C (pF) GIPG130815VK86WCVR  $10^{3}$ C<sub>ISS</sub> 10<sup>2</sup>  $C_{OSS}$ f = 1 MHz10<sup>1</sup>  $C_{RSS}$ 10<sup>0</sup>  $\overline{V}_{DS}(V)$ 10<sup>-1</sup> 10<sup>0</sup> 10<sup>1</sup> 10<sup>2</sup>

Figure 9: Normalized gate threshold voltage vs temperature

V<sub>GS(th)</sub>
(norm.)

1.2

1.0

0.8

0.6

0.4

0.2

-50

0

50

100

T<sub>j</sub>(°C)

Figure 10: Normalized on-resistance vs temperature

R<sub>DS(on)</sub> (norm.)

2.6

2.2

1.8

1.4

1.0

0.6

0.2


-50


0

50

100

T<sub>j</sub> (°C)









DocID030365 Rev 1


7/12


Test circuits STFU23N80K5


### 3 Test circuits











577

8/12 DocID030365 Rev 1

**STFU23N80K5** Package information

#### **Package information** 4

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

#### TO-220FP ultra narrow leads package information 4.1

В F1(x3)D G1 Ε 8576148\_1

Figure 19: TO-220FP ultra narrow leads package outline

577

DocID030365 Rev 1 9/12

Table 10: TO-220FP ultra narrow leads mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
В	2.50		2.70
D	2.50		2.75
E	0.45		0.60
F	0.65		0.75
F1	-		0.90
G	4.95		5.20
G1	2.40	2.54	2.70
Н	10.00		10.40
L2	15.10		15.90
L3	28.50		30.50
L4	10.20		11.00
L5	2.50		3.10
L6	15.60		16.40
L7	9.00		9.30
L8	3.20		3.60
L9	-		1.30
Dia.	3.00		3.20

STFU23N80K5 Revision history

# 5 Revision history

**Table 11: Document revision history** 

Date	Revision	Changes
21-Feb-2017	1	First release

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

