

# STB6N80K5, STD6N80K5, STI6N80K5, STP6N80K5

N-channel 800 V, 1.3 Ω typ., 4.5 A MDmesh™ K5 Power MOSFETs in D²PAK, DPAK, I²PAK and TO-220 packages

Datasheet - production data





Figure 1. Internal schematic diagram



#### **Features**

Order codes	V <sub>DS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>	P <sub>TOT</sub>
STB6N80K5				
STD6N80K5	800 V	1.6 Ω	4.5 A	85 W
STI6N80K5	000 V	1.0 52	4.5 A	05 W
STP6N80K5				

- Industry's lowest R<sub>DS(on)</sub>
- Industry's best figure of merit (FoM)
- Ultra low gate charge
- 100% avalanche tested
- Zener-protected

#### **Applications**

· Switching applications

### **Description**

These very high voltage N-channel Power MOSFETs are designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

**Table 1. Device summary** 

Order code	Marking	Package	Packaging
STB6N80K5	6N80K5	D <sup>2</sup> PAK	Tape and reel
STD6N80K5		DPAK	Tape and reer
STI6N80K5		I <sup>2</sup> PAK	Tube
STP6N80K5		TO-220	rube

March 2015 DocID024661 Rev 3 1/26

### **Contents**

1	Electrical ratings	. 3
2	Electrical characteristics	. 4
	2.1 Electrical characteristics (curves)	. 6
3	Test circuits	. 9
4	Package information	10
	4.1 D <sup>2</sup> PAK package information	10
	4.2 DPAK package information	13
	4.3 I <sup>2</sup> PAK package information	18
	4.4 TO-220 package information	20
5	Packing information	22
	5.1 D²PAK and DPAK tape and reel packing information	22
6	Revision history	25



Downloaded from Arrow.com.

# 1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate- source voltage	30	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	4.5	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	2.8	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	18	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	85	W
I <sub>AR</sub>	Max current during repetitive or single pulse avalanche (pulse width limited by $T_{jmax}$ )	1.5	А
E <sub>AS</sub>	Single pulse avalanche energy		mJ
dv/dt (2)	dv/dt <sup>(2)</sup> Peak diode recovery voltage slope		V/ns
T <sub>j</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-55 to 150	°C

<sup>1.</sup> Pulse width limited by safe operating area.

Table 3. Thermal data

Symbol	Parameter		Unit			
Symbol	Farameter	D <sup>2</sup> PAK	DPAK	I <sup>2</sup> PAK	TO-220	Onit
R <sub>thj-case</sub>	Thermal resistance junction-case	1.47				
R <sub>thj-amb</sub>	Thermal resistance junction-amb			62.50	62.50	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	30	50			

<sup>1.</sup> When mounted on FR-4 board of 1 inch2, 2 oz Cu

<sup>2.</sup>  $I_{SD} \leq 4.5 \text{ A}, \, \text{di/dt} \leq 100 \, \text{A/\mus}, \, \text{peak V}_{DS} \leq \text{V}_{(BR)DSS}$ 

### 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified).

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage (V <sub>GS</sub> = 0)	I <sub>D</sub> = 1 mA	800			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 800 V V <sub>DS</sub> = 800 V, T <sub>j</sub> = 125 °C			1 50	μA μA
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2 A		1.3	1.6	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	270	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	25	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0$	-	0.7	-	pF
C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent capacitance time related	V <sub>GS</sub> = 0,	-	38	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	V <sub>DS</sub> = from 0 to 640 V	-	16	-	pF
R <sub>G</sub>	Intrinsic gate resistance	$f = 1MHz, I_D = 0$	-	7.5	-	Ω
Qg	Total gate charge		-	13	-	nC
Q <sub>gs</sub>	Gate-source charge	$V_{DD} = 640 \text{ V}, I_{D} = 4.5 \text{ A}$ $V_{GS} = 10 \text{ V}$	-	2.1	-	nC
Q <sub>gd</sub>	Gate-drain charge	1.62	-	9.6	-	nC

<sup>1.</sup> Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

5/

<sup>2.</sup> Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time		-	16	-	ns
t <sub>r</sub>	Rise time	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 2.25 A,	-	7.5	-	ns
t <sub>d(off)</sub>	Turn-off delay time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	28.5	-	ns
t <sub>f</sub>	Fall time		-	16	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions		Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		4.5	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		18	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD} = 4.5 \text{ A}, V_{GS} = 0$	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	454 1/ 001/	-	280		ns
$Q_{rr}$	Reverse recovery charge	$I_{SD} = 4.5 \text{ A}, V_{DD} = 60 \text{ V}$ di/dt = 100 A/µs,	-	2.2		μС
I <sub>RRM</sub>	Reverse recovery current		-	15.5		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 4.5 A,V <sub>DD</sub> = 60 V	-	450		ns
Q <sub>rr</sub>	Reverse recovery charge	di/dt =100 A/µs,	-	3.15		μС
I <sub>RRM</sub>	Reverse recovery current	Tj = 150 °C	-	14		Α

<sup>1.</sup> Pulse width limited by safe operating area

Table 8. Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V(BR)GSO	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{mA}, I_D = 0$	30	-	-	V


The built-in back-to-back Zener diodes have been specifically designed to enhance the ESD capability of the device. The Zener voltage is appropriate for efficient and cost-effective intervention to protect the device integrity. These integrated Zener diodes thus eliminate the need for external components.





<sup>2.</sup> Pulsed: pulse duration =  $300 \mu s$ , duty cycle 1.5%


#### 2.1 Electrical characteristics (curves)



















DocID024661 Rev 3
























57/


### 3 Test circuits











DocID024661 Rev 3

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.

### 4.1 D<sup>2</sup>PAK package information




Figure 22. D<sup>2</sup>PAK outline

4

Table 9. D<sup>2</sup>PAK mechanical data

Dim	mm				
Dim.	Min.	Тур.	Max.		
Α	4.40		4.60		
A1	0.03		0.23		
b	0.70		0.93		
b2	1.14		1.70		
С	0.45		0.60		
c2	1.23		1.36		
D	8.95		9.35		
D1	7.50	7.75	8.00		
D2	1.10	1.30	1.50		
Е	10		10.40		
E1	8.50	8.70	8.90		
E2	6.85	7.05	7.25		
е		2.54			
e1	4.88		5.28		
Н	15		15.85		
J1	2.49		2.69		
L	2.29		2.79		
L1	1.27		1.40		
L2	1.30		1.75		
R		0.4			
V2	0°		8°		




Figure 23. D<sup>2</sup>PAK recommended footprint<sup>(a)</sup>

57

a. All dimension are in millimeters

# 4.2 DPAK package information




Figure 24. DPAK (TO-252) type A2 outline

Table 10. DPAK (TO-252) type A2 mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
Е	6.40		6.60
E1	5.10	5.20	5.30
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°




Figure 25. DPAK (TO-252) type E outline

Table 11. DPAK (TO-252) type E mechanical data

Dim	mm			
Dim.	Min.	Тур.	Max.	
А	2.18		2.39	
A2			0.13	
b	0.65		0.884	
b4	4.95		5.46	
С	0.46		0.61	
c2	0.46		0.60	
D	5.97		6.22	
D1	5.21			
Е	6.35		6.73	
E1	4.32			
е		2.286		
e1		4.572		
Н	9.94		10.34	
L	1.50		1.78	
L1		2.74		
L2	0.89		1.27	
L4			1.02	




Figure 26. DPAK recommended footprint (b)

b. All dimensions are in millimeters

# 4.3 I<sup>2</sup>PAK package information

Figure 27. I<sup>2</sup>PAK outline

577

0004982\_Rev\_H

Table 12. I<sup>2</sup>PAK mechanical data

DIM.	mm.				
	min.	typ.	max.		
А	4.40		4.60		
A1	2.40		2.72		
b	0.61		0.88		
b1	1.14		1.70		
С	0.49		0.70		
c2	1.23		1.32		
D	8.95		9.35		
е	2.40		2.70		
e1	4.95		5.15		
E	10		10.40		
L	13		14		
L1	3.50		3.93		
L2	1.27		1.40		

# 4.4 TO-220 package information

øΡ H1 D1 L20 L30 <u>L</u>1 b1(X3) -

b (X3)

Figure 28. TO-220 type A outline

0015988\_typeA\_Rev\_T

\_e1\_\_

Table 13. TO-220 type A mechanical data

Dim.	mm				
	Min.	Тур.	Max.		
Α	4.40		4.60		
b	0.61		0.88		
b1	1.14		1.70		
С	0.48		0.70		
D	15.25		15.75		
D1		1.27			
E	10		10.40		
е	2.40		2.70		
e1	4.95		5.15		
F	1.23		1.32		
H1	6.20		6.60		
J1	2.40		2.72		
L	13		14		
L1	3.50		3.93		
L20		16.40			
L30		28.90			
ØP	3.75		3.85		
Q	2.65		2.95		

#### 5 **Packing information**

#### D<sup>2</sup>PAK and DPAK tape and reel packing information 5.1

10 pitches cumulative tolerance on tape +/- 0.2 mm P0 Top cover K0 B1 For machine ref. only D1 Α0 including draft and radii concentric around B0 User direction of feed Bending radius User direction of feed AM08852v1

Figure 29. Tape for D2PAK and DPAK




Figure 30. Reel for D2PAK and DPAK

Table 14. D<sup>2</sup>PAK tape and reel mechanical data

Таре				Reel	
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	10.5	10.7	А		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
Е	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1		Base qty	1000
P2	1.9	2.1		Bulk qty	1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			

Table 15. DPAK tape and reel mechanical data

Таре				Reel	
Dim.	mm		Dim.	mm	
	Min.	Max.	— Diiii.	Min.	Max.
A0	6.8	7	А		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
Е	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			•
P0	3.9	4.1		Base qty.	2500
P1	7.9	8.1		Bulk qty.	2500
P2	1.9	2.1			•
R	40				
Т	0.25	0.35			
W	15.7	16.3			

47/

# 6 Revision history

**Table 16. Document revision history** 

Date	Revision	Changes
28-May-2013	1	First release.
05-Dec-2014	2	Updated title, features and description in cover page. Added Section 2.1: Electrical characteristics (curves). Updated Section 4: Package information. Minor text changes.
27-Mar-2015	3	Updated Section 4: Package information. Minor text changes.



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

DocID024661 Rev 3

