ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and Onsemi. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

MOSFET - Dual N-Channel, Asymmetric, POWERTRENCH® Power Clip 25 V

FDPC8016S

General Description

This device includes two specialized N-Channel MOSFETs in a dual package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q1) and synchronous SyncFETTM (Q2) have been designed to provide optimal power efficiency.

Features

Q1: N-Channel

- Max $R_{DS(on)} = 3.8 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 20 \text{ A}$
- Max $R_{DS(on)} = 4.7 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 18 \text{ A}$

Q2: N-Channel

- Max $R_{DS(on)} = 1.4 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 35 \text{ A}$
- Max $R_{DS(on)} = 1.7 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 32 \text{ A}$
- Low Inductance Packaging Shortens Rise/Fall Times, Resulting in Lower Switching Losses
- MOSFET Integration Enables Optimum Layout for Lower Circuit Inductance and Reduced Switch Node Ringing
- These Devices are Pb-Free and are RoHS Compliant

Applications


- Computing
- Communications
- General Purpose Point of Load



ON Semiconductor®

www.onsemi.com

ELECTRICAL CONNECTION



N-Channel MOSFET





Top View

Bottom View

Power Clip 56 (PQFN8 5x6) CASE 483AR

PIN ASSIGNMENT

HSG	1]	\square		8	LSG
GR	2]		(LSS	7	SW
V+	3	*	ND PA	[6]	SW
V+	4]	i.j	0	<u> </u>	SW
	*PA	D10) V+(I	HSD)	l

MARKING DIAGRAM

\$Y&Z&3&K 05OD 15OD

\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Numeric Date Code &K = Lot Code

05OD 15OD

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

= Specific Device Code

PINOUT DESCRIPTION

Pin	Name	Description	Pin	Name	Description	Pin	Name	Description
1	HSG	High Side Gate	3. 4, 10	V+(HSD)	High Side Drain	8	LSG	Low Side Gate
2	GR	Gate Return	5, 6, 7	SW	Switching Node, Low Side Drain	9	GND(LSS)	Low Side Source

MOSFET MAXIMUM RATINGS ($T_A = 25^{\circ}C$, Unless otherwise specified)

Symbol	Parameter	Q1	Q2	Unit
V _{DS}	Drain to Source Voltage	25 (Note 5)	25 (Note 5)	V
V_{GS}	Gate to Source Voltage	±12	±12	V
I _D	Drain Current Continuous ($T_C = 25^{\circ}C$) Continuous ($T_A = 25^{\circ}C$) Pulsed ($T_A = 25^{\circ}C$) (Note 4)	60 20 (Note 1a) 75	100 35 (Note 1b) 140	А
E _{AS}	Single Pulsed Avalanche Energy (Note 3)	73	216	mJ
P _D	Power Dissipation for Single Operation $(T_C = 25^{\circ}C)$ $(T_A = 25^{\circ}C)$	21 2.1 (Note 1a)	42 2.3 (Note 1b)	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range	-55 to	+150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Q1	Q2	Unit
$R_{ hetaJC}$	Thermal Resistance, Junction to Case	6.0	3.0	°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient	60 (Note 1a)	55 (Note 1b)	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient	130 (Note 1c)	120 (Note 1d)	°C/W

PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
05OD/15OD	FDPC8016S	Power Clip 56	13″	12 mm	3,000 Units

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Unit
OFF CHARACT	ERISTICS						•
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$ $I_D = 1 mA, V_{GS} = 0 V$	Q1 Q2	25 25	_ _	- -	V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C I_D = 10 mA, referenced to 25°C	Q1 Q2	- -	24 28	- -	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 20 V, V _{GS} = 0 V V _{DS} = 20 V, V _{GS} = 0 V	Q1 Q2	- -	- -	1 500	μΑ
I _{GSS}	Gate to Source Leakage Current, Forward	$V_{GS} = 12 \text{ V} / -8 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = 12 \text{ V} / -8 \text{ V}, V_{DS} = 0 \text{ V}$	Q1 Q2	- -	- -	±100 ±100	nA nA
ON CHARACTE	ERISTICS						
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu\text{A} \ V_{GS} = V_{DS}, I_D = 1 \text{mA}$	Q1 Q2	0.8 1.0	1.3 1.5	2.5 2.5	V
$\Delta V_{GS(th)}/\Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C I_D = 10 mA, referenced to 25°C	Q1 Q2	- -	-4 -3	- -	mV/°C

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Unit
N CHARACT	ERISTICS				•		
R _{DS(on)}	Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 18 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 20 \text{ A},$ $T_J = 125^{\circ}\text{C}$	Q1	- - -	2.8 3.4 3.9	3.8 4.7 5.3	mΩ
		$\begin{aligned} &V_{GS} = 10 \text{ V}, \text{ I}_{D} = 35 \text{ A} \\ &V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 32 \text{ A} \\ &V_{GS} = 10 \text{ V}, \text{ I}_{D} = 35 \text{ A}, \\ &T_{J} = 125^{\circ}\text{C} \end{aligned}$	Q2	- - -	1.1 1.3 1.5	1.4 1.7 1.9	
9FS	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 20 \text{ A}$ $V_{DS} = 5 \text{ V}, I_{D} = 35 \text{ A}$	Q1 Q2	1 1	182 241	1 1	S
YNAMIC CHA	ARACTERISTICS						
C _{iss}	Input Capacitance	Q1: V _{DS} = 13 V, V _{GS} = 0 V,	Q1 Q2	-	1695 4715	2375 6600	pF
C _{oss}	Output Capacitance	f = 1 MHZ Q2: V _{DS} = 13 V, V _{GS} = 0 V,	Q1 Q2	-	495 1195	710 1675	pF
C _{rss}	Reverse Transfer Capacitance	f = 1 MHZ	Q1 Q2	-	54 159	100 290	pF
R_{g}	Gate Resistance		Q1 Q2	0.1 0.1	0.4 0.5	1.2 1.5	Ω
WITCHING C	HARACTERISTICS						
t _{d(on)}	Turn-On Delay Time	Q1: V _{DD} = 13 V, I _D = 20 A,	Q1 Q2	- -	8 13	16 24	ns
t _r	Rise Time	$ Arr$ R _{GEN} = 6 Ω Q2: $ V_{DD}$ = 13 V, $ V_{D}$ = 35 A,	Q1 Q2	-	2 4	10 10	ns
t _{d(off)}	Turn-Off Delay Time	$R_{GEN} = 6 \Omega$	Q1 Q2	-	24 38	38 61	ns
t _f	Fall Time		Q1 Q2	-	2 3	10 10	ns
Qg	Total Gate Charge	V _{GS} = 0 V to 10 V Q1: V _{DD} = 13 V, I _D = 20 A Q2: V _{DD} = 13 V, I _D = 35 A	Q1 Q2	-	25 67	35 94	nC
Q_{g}	Total Gate Charge	$V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ Q1: $V_{DD} = 13 \text{ V}$, $I_{D} = 20 \text{ A}$ Q2: $V_{DD} = 13 \text{ V}$, $I_{D} = 35 \text{ A}$	Q1 Q2	1 1	11 31	16 44	nC
Q_{gs}	Gate to Source Gate Charge	Q1: V _{DD} = 13 V, I _D = 20 A Q2: V _{DD} = 13 V, I _D = 35 A	Q1 Q2	1	3.4 10	-	nC
Q_{gd}	Gate to Drain "Miller" Charge	Q1: V _{DD} = 13 V, I _D = 20 A Q2: V _{DD} = 13 V, I _D = 35 A	Q1 Q2	1 1	2.2 6.3	1 -	nC
RAIN-SOUR	CE DIODE CHARACTERISTICS						
V_{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 20 A V _{GS} = 0 V, I _S = 35 A (Note 2)	Q1 Q2	-	0.8 0.8	1.2 1.2	V
t _{rr}	Reverse Recovery Time	Q1: I _F = 20 A, di/dt = 100 A/μs	Q1 Q2	-	25 33	40 53	ns
Q_{rr}	Reverse Recovery Charge	Q2: I _F = 35 A, di/dt = 200 A/μs	Q1 Q2	_	10 31	20 50	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:


1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 \times 1.5 in. board of FR-4 material. $R_{\theta CA}$ is determined by the user's board design.



a) 60°C/W when mounted on a 1 in^2 pad of 2 oz copper.




b) 55°C/W when mounted on a 1 in² pad of 2 oz copper.



SS SG P

c) 130°C/W when mounted on a minimum pad of 2 oz copper.



d) 120°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.
- 3. Q1:

 E_{AS} of 73 mJ is based on starting T_J = 25 °C; N-ch: L = 3 mH, I_{AS} = 7 A, V_{DD} = 30 V, V_{GS} = 10 V, 100% tested at L = 0.1 mH, I_{AS} = 24 A. Q2:

E_{AS} of 216 mJ is based on starting T_J = 25°C; N-ch: L = 3 mH, I_{AS} = 12 A, V_{DD} = 25 V, V_{GS} = 10 V, 100% tested at L = 0.1 mH, I_{AS} = 39 A.
Pulsed Id limited by junction temperature, td <=10 μs. Please refer to SOA curve for more details.

- 5. The continuous V_{DS} rating is 25 V; However, a pulse of 30 V peak voltage for no longer than 100 ns duration at 600 KHz frequency can be applied.

TYPICAL CHARACTERISTICS (Q1 N-Channel)




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (Q1 N-Channel)




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (Q1 N-Channel)




Figure 13. Junction-to-Case Transient Thermal Response Curve

TYPICAL CHARACTERISTICS (Q2 N-Channel)




Figure 14. On-Region Characteristics




Figure 16. Normalized On-Resistance vs.

Junction Temperature




Figure 18. Transfer Characteristics




Figure 15. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 17. On-Resistance vs. Gate to Source Voltage




Figure 19. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (Q2 N-Channel)




Figure 20. Gate Charge Characteristics




Figure 21. Capacitance vs. Drain to Source Voltage




Figure 22. Unclamped Inductive Switching Capability




Figure 23. Maximum Continuous Drain Current vs. Case Temperature




Figure 24. Forward Bias Safe Operating Area




Figure 25. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (Q2 N-Channel)




Figure 26. Junction-to-Case Transient Thermal Response Curve

TYPICAL CHARACTERISTICS (continued)

SyncFET Schottky Body Diode Characteristics

ON's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 27 shows the reverse recovery characteristic of the FDPC8016S.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 27. FDPC8016S SyncFET Body Diode Reverse Recovery Characteristic




Figure 28. SyncFET Body Diode Reverse Leakage vs.
Drain-Source Voltage

POWERTRENCH is a registered trademark and SyncFET is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.