

STY30NK90Z

N-channel 900V - 0.21Ω - 26A - Max247 Zener-protected SuperMESH™ Power MOSFET

General features

Туре	V _{DSS}	R _{DS(on)}	I _D	p _W
STY30NK90Z	900V	<0.26Ω	28A	500W


- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatibility

Description


The SuperMESHTM series is obtained through an extreme optimization of ST's well established strip-based PowerMESHTM layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv.'d' capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including re relationary MDmeshTM products.

Applications

■ Switching application



Internal schematic diagram



Order codes

Part number	Marking	Package	Packaging	
STY30NK90Z	Y30NK90Z	Max247	Tube	

October 2006 Rev 4 1/14

Contents STY30NK90Z

Contents

1	Electrical ratings 3
	1.1 Protection features of gate-to-source zener diodes
2	Electrical characteristics 5
	2.1 Electrical characteristics (curves)
3	Test circuit9
4	Package mechanical data
5	Revision history
Obs	Electrical ratings 1.1 Protection features of gate-to-source zener diodes



STY30NK90Z Electrical ratings

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage (V _{GS} = 0)	900	V
V _{GS}	Gate- source voltage	± 30	V
I _D	Drain current (continuous) at T _C = 25°C	26	Α
I _D	Drain current (continuous) at T _C = 100°C	16	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	104	A
P _{tot}	Total dissipation at T _C = 25°C	450	W
	Derating Factor	3.57	W/°C
V _{ESD(G-S)}	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	6000	V
dv/dt (2)	Peak diode recovery voltage slope	1.5	V/ns
T _{stg}	Storage temperature	-65 to 150	°C
Tj	Max. operating junction temperature	-00 10 150	C

^{1.} Pulse width limited by safe operating area.

Table 2. Thermal data

Rthj-case	Thermal resis'ance junction-case max 0.277			
Rthj-amb	Thermal :es sance junction-ambient max 30			
T _J M xxi num lead temperature for soldering purpose 30		300	°C	

Table 3. Avalanche characteristics

Symbol	Parameter	Max value	Unit
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max)	26	Α
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 35$ V)	500	mJ

Table 4. Gate-source zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-source breakdown voltage	Igs=± 1mA (open drain)	30			V

^{2.} I_{SD} \$\text{26A}, di/dt \$\leq 400A/\mu s\$, $V_{DD} \leq V_{(BR)DSS}$, $T_{J} = T_{JL'AX}$

Electrical ratings STY30NK90Z

1.1 Protection features of gate-to-source zener diodes

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.



2 Electrical characteristics

(T_{CASE}=25°C unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1mA, V _{GS} =0	900			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V_{DS} = max rating V_{DS} = max rating, T_{C} = 125°C			10 100	μA uA
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 20V		AU	±100	μА
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 150 \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10V, I _D = 14A		0.21	0.26	Ω

Table 6. Dynamic

	Table 0.	Dynamic					
Symbol		Parameter	7 st conditions	Min.	Тур.	Max.	Unit
	g _{fs} ⁽¹⁾	Forward transconductance	V _{DS} = 15V _, I _D = 14A		26		S
	C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25V, f = 1MHz,$ $V_{GS} = 0$		12000 852 166		pF pF pF
	Coss eq (C)	Equivalent output capacitance	$V_{GS} = 0V, V_{DS} = 0V$ to 720V		377		pF
Obsole	t _d (on) t _r t _{d(off)} t _f	Turn-on delay time Rise time Turn-off delay time Fall time	V_{DD} = 450V, I_D = 13A R_G = 4.7 Ω V_{GS} = 10V (see <i>Figure 13</i>)		67 59 250 72		ns ns ns ns
	Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 720V, I_{D} = 26A,$ $V_{GS} = 10V, R_{G} = 4.7\Omega$ (see <i>Figure 14</i>)		350 51 190	490	nC nC nC

^{1.} Pulsed: Pulse duration = 300 μ s, duty cycle 1.5 %.

5//

^{2.} Coss eq. is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Electrical characteristics STY30NK90Z

Table 7. Source drain diode

I _{SD} Sol		Test conditions	Min.	Тур.	Max.	Unit
	urce-drain current urce-drain current ulsed)				28 112	A A
V _{SD} ⁽²⁾ For	rward on voltage	I _{SD} = 28A, V _{GS} = 0			2	V
Q _{rr} Re	verse recovery time verse recovery charge verse recovery current	I_{SD} = 26A, di/dt = 100A/µs, V_{DD} = 100V, T_j = 25°C (see <i>Figure 15</i>)		1 18.9 36.6		μs μC Α
• •	verse recovery time verse recovery charge verse recovery current	$I_{SD} = 26A$, di/dt = 100A/ μ s, $V_{DD} = 100V$, $T_j = 150$ °C (see <i>Figure 15</i>)		1.33 25.2 37.8	16	μs ,ιC A
		opsolete				
	duci(s)	V _{DD} = 100V, T _j = 150°C (see <i>Figure 15</i>) a. cle 1.5 %				

2.1 Electrical characteristics (curves)

Figure 1. Safe operating area

Figure 2. Thermal impedance




Figure 3. Output characterisics

Figure 4. Transfer characteristics





Figure 5. Transconductance

Figure 6. Static drain-source on resistance



Electrical characteristics STY30NK90Z

Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage vs temperature

Figure 10. Normalized on resistance vs temperature





Figure 11. Source drain diode forward characteristics

Figure 12. Normalized breakdown voltage vs temperature



STY30NK90Z Test circuit

3 Test circuit

Figure 13. Switching times test circuit for resistive load

Figure 14. Gate charge test circuit





Figure 15. Test circuit for inductive load switching and diode recovery times


Figure 16. Unalamped Inductive load test



Test circuit STY30NK90Z

Figure 17. Unclamped inductive waveform

Figure 18. Switching time waveform




4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

Obsolete Product(s).

Max247 MECHANICAL DATA

DIM.		mm			inch	
Diwi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	4.70		5.30			
A1	2.20		2.60			
b	1.00		1.40			.10
b1	2.00		2.40			
b2	3.00		3.40		11	10.
С	0.40		0.80		~(Q)	
D	19.70		20.30		70	
е	5.35		5.55			
E	15.30		15.90	× (2)		
L	14.20		15.20			
L1	3.70		4.30			



STY30NK90Z Revision history

5 Revision history

Table 8. Revision history

	Date	Revision	Changes
	16-Jul-2004	1	First release
	23-Mar-2004	2	New ECOPACK label inserted
	21-Jan-2005	3	Complete document with curves
	16-Oct-2006	4	New template, no content change
Obsole	ie Prod	Jucils	New template, no content change

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidia rics (ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and servings described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property 'ig nto 's granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warrancy covering the use in any manner whatsoever of such third party products or services or any intellectual property contained the rein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF CANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN VINING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OF WANDANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROFINITY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE VISED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST | roducts with provisions different from the statements and/or technical features set forth in this document shall immediately void any warran'ty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liabil'ity of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com