

STH185N10F3-2

Automotive-grade N-channel 100 V, 180 A, 3.9 mΩ typ., STripFET™ F3 Power MOSFET in an H²PAK-2 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	l _D
STH185N10F3-2	100 V	$4.5~\text{m}\Omega$	180 A



- AEC-Q101 qualified
- Ultra low on-resistance
- 100% avalanche tested

Applications

• Switching applications

Description

This device is an N-channel Power MOSFET developed using STripFET™ F3 technology. It is designed to minimize on-resistance and gate charge to provide superior switching performance.

Table 1: Device summary

Order code	Marking	Packages	Packing
STH185N10F3-2	185N10F3	H ² PAK-2	Tape and reel

October 2016 DocID026910 Rev 3 1/15

Contents STH185N10F3-2

Contents

1	Electrical ratings3					
2	Electric	cal characteristics	4			
	2.1	Electrical characteristics (curves)	6			
3	Test cir	cuits	8			
4	Packag	e information	9			
	4.1	H ² PAK-2 package information	10			
	4.2	H ² PAK packing information	12			
5	Revisio	n history	14			



STH185N10F3-2 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DS}	Drain-source voltage	100	V	
V _G s	Gate-source voltage	± 20	V	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25°C	180	Α	
I _D ⁽¹⁾	Drain current (continuous) at Tc=100°C	120	Α	
I _{DM} ⁽²⁾	Drain current (pulsed)	720	Α	
P _{TOT}	Total dissipation at T _C = 25°C	315	W	
dv/dt	Peak diode recovery voltage slope	20	V/ns	
E _{AS} (3)	Single pulse avalanche energy	350	mJ	
Tj	Operating junction temperature range		°C	
T _{stg}	Storage temperature range	- 55 to 175 °		

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.48	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	35	°C/W

Notes:

⁽¹⁾Current limited by package.

⁽²⁾Pulse width limited by safe operating area.

 $^{^{(3)}}Starting \ Tj$ = 25 °C, ID = 80 A, VDD = 50 V.

 $[\]ensuremath{^{(1)}}\xspace$ When mounted on FR-4 board, on 1inch², 2oz Cu.

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 4: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0$, $I_D = 250 \mu A$	100			>
	7	$V_{GS} = 0$, $V_{DS} = 100 V$,			10	μΑ
I _{DSS}	I _{DSS} Zero gate voltage drain current	$V_{GS} = 0$, $V_{DS} = 100 \text{ V}$, (1) $T_C = 125 ^{\circ}\text{C}$			100	μA
Igss	Gate body leakage current	$V_{DS} = 0$, $V_{GS} = \pm 20 \text{ V}$			±200	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 60 A		3.9	4.5	mΩ

Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	6665	1	pF
Coss	Output capacitance	$V_{GS} = 0, V_{DS} = 25 V,$	ı	786	ı	pF
C _{rss}	Reverse transfer capacitance	f = 1 MHz	-	49	-	pF
Qg	Total gate charge	$V_{DD} = 50 \text{ V}, I_D = 120 \text{ A},$	-	114.6	-	nC
Qgs	Gate-source charge	V _{GS} = 10 V	-	38.8	-	nC
Q_{gd}	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")		31.9		nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 50 \text{ V}, I_{D} = 60 \text{ A}$	1	25.6	•	ns
tr	Rise time	$R_G = 4.7 \Omega V_{GS} = 10 V$	-	97.1	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13: "Test circuit for resistive load switching	-	99.9	-	ns
t _f	Fall time	times" and Figure 18: "Switching time waveform")	-	6.9	-	ns

⁽¹⁾Defined by design, not subject to production test

Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		180	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		720	А
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0, I _{SD} =120 A	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} =120 A,	-	83.4		ns
Qrr	Reverse recovery charge	$di/dt = 100 \text{ A/}\mu\text{s}, V_{DD} = 80 \text{ V},$	-	295.7		nC
I _{RRM}	Reverse recovery current	Tj=150°C (see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	7.1		А


Notes:


⁽¹⁾Pulse width limited by safe operating area.


 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%


Electrical characteristics STH185N10F3-2


2.1 Electrical characteristics (curves)















STH185N10F3-2 Electrical characteristics








Figure 10: Normalized gate threshold voltage vs temperature VGS(th) (norm) ID=250µ A 1.3 1.1 0.9 0.7 0.5 0.3 -75 -25 25 75 125 175 TJ(°C)







DocID026910 Rev 3

7/15

Test circuits STH185N10F3-2

3 Test circuits

Figure 13: Test circuit for resistive load switching times


Figure 14: Test circuit for gate charge behavior


12 V 47 KΩ 100 N D.U.T.


VGS 1 KΩ 1 KΩ 1 KΩ 1 KΩ

AM01469v1

Figure 15: Test circuit for inductive load switching and diode recovery times







 $\overline{\mathbf{A}}$

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



4.1 H²PAK-2 package information

Figure 19: H²PAK-2 package outline





Table 8: H²PAK-2 package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
A	4.30		4.70
A1	0.03		0.20
С	1.17		1.37
е	4.98		5.18
Е	0.50		0.90
F	0.78		0.85
Н	10.00		10.40
H1	7.40		7.80
L	15.30	-	15.80
L1	1.27		1.40
L2	4.93		5.23
L3	6.85		7.25
L4	1.5		1.7
М	2.6		2.9
R	0.20		0.60
V	0°		8°

Figure 20: H²PAK-2 recommended footprint



Package information STH185N10F3-2

4.2 H²PAK packing information

Figure 21: Tape outline




Figure 22: Reel outline




Table 9: Tape and reel mechanical data

	Tape			Reel	
Dim.	mm		Dim.	mm	
Dim.	Min.	Max.	Dim.	Min.	Max.
A0	10.5	10.7	А		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base q	uantity	1000
P2	1.9	2.1	Bulk qı	uantity	1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			



Revision history STH185N10F3-2

5 Revision history

Table 10: Document revision history

Date	Revision	Changes	
23-Sep-2014	1	First version.	
02-Sep-2016	2	Updated Safe operating area. Updated H ² PAK package information Minor text changes.	
06-Oct-2016	3	Updated Features. Updated Section 9.1: "H²PAK-2 package information". Minor text changes.	

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

