

### STD3LN80K5

# N-channel 800 V, 2.75 Ω typ., 2 A MDmesh™ K5 Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V DS	R <sub>DS(on)</sub> max	ΙD
STD3LN80K5	800 V	3.25 Ω	2 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

Switching applications

### **Description**

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STD3LN80K5	3LN80K5	DPAK	Tape and reel

July 2016 DocID027714 Rev 2 1/15

Contents STD3LN80K5

## Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	rcuits	8
4	Packag	e information	9
	4.1	DPAK package information	9
	4.2	DPAK packing information	12
5	Revisio	on history	14



Downloaded from Arrow.com.

STD3LN80K5 Electrical ratings

## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>G</sub> s	Gate-source voltage	± 30	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	2	Α
ΙD	Drain current (continuous) at T <sub>C</sub> = 100 °C	1.25	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (pulsed)	8	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	45	W
dv/dt (2)	Peak diode recovery voltage slope	4.5	V/ns
dv/dt (3)	MOSFET dv/dt ruggedness	ss 50	
T <sub>stg</sub>	Storage temperature range	FF to 150	°C
Tj	Operating junction temperature range	- 55 to 150	

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	2.78	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	50	°C/W

#### Notes:

**Table 4: Avalanche characteristics** 

Symbol	Parameter		Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>jmax</sub> )		Α
Eas	Single pulse avalanche energy (starting $T_j = 25^{\circ}C$ , $I_D = I_{AR}$ ; $V_{DD} = 50 \text{ V}$ )	155	mJ

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Pulse}$  width limited by safe operating area.

 $<sup>^{(2)}</sup>I_{SD} \leq 2$  A, di/dt  $\leq$  100 A/ $\mu$ s; V<sub>DSpeak</sub> < V<sub>(BR)DSS</sub>, V<sub>DD</sub> = 640 V

 $<sup>^{(3)}</sup>V_{DS} \le 640 \text{ V}.$ 

<sup>&</sup>lt;sup>(1)</sup>When mounted on 1inch² FR-4 board, 2 oz Cu.

### 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 5: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	800			V
	Zoro gata valtaga	$V_{DS} = 800 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ
IDSS	Zero gate voltage drain current	$V_{DS} = 800 \text{ V}, V_{GS} = 0 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
Igss	Gate body leakage current	V <sub>GS</sub> = ± 20 V, V <sub>GS</sub> = 0 V			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1 A		2.75	3.25	Ω

#### Notes:

**Table 6: Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	102	ı	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	11	ı	pF
Crss	Reverse transfer capacitance	VG5 - 0 V	-	0.1	ı	pF
Cotr <sup>(1)</sup>	Equivalent capacitance time related	V 0 to 640 V V 0 V	1	20	ı	pF
Coer <sup>(2)</sup>	Equivalent capacitance energy related	V <sub>DS</sub> = 0 to 640 V, V <sub>GS</sub> = 0 V	-	7	ı	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	12	ı	Ω
$Q_g$	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 2 \text{ A},$	-	2.63	ı	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 10 V ( see Figure 15: "Test circuit for gate charge	-	0.91	1	nC
$Q_{gd}$	Gate-drain charge	behavior")	-	1.53	•	nC

#### Notes:

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Defined}$  by design, not subject to production test.

 $<sup>^{(1)}</sup>$ Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

 $<sup>^{(2)}</sup>$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 400 \text{ V}, I_D = 1 \text{ A}, R_G = 4.7 \Omega,$	-	6.2	-	ns
tr	Rise time	V <sub>GS</sub> = 10 V (see Figure 14: "Test	-	7	-	ns
t <sub>d(off)</sub>	Turn-off delay time	circuit for resistive load switching times" and Figure 19: "Switching	-	30	-	ns
tf	Fall time	time waveform")	-	26	-	ns

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		1		2	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		ı		8	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 2 A, V <sub>GS</sub> = 0 V	1		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 2 A, di/dt = 100 A/µs,	ı	210		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V ( see Figure 16: "Test circuit for inductive load	-	0.8		μC
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")	1	7.6		А
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 2 A, di/dt = 100 A/µs,	ı	345		ns
Qrr	Reverse recovery charge	$V_{DD}$ = 60 V, $T_j$ = 150 °C, (see Figure 16: "Test circuit for	-	1.2		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	1	7.2		А

#### Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_{D} = 0 \text{ A}$	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area.

 $<sup>^{(2)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)







Figure 3: Thermal impedance  $\begin{array}{c} \text{K} \\ 10^0 \\ \hline \\ \delta = 0.5 \\ \hline \\ \delta = 0.2 \\ \hline \\ \delta = 0.1 \\ \hline \\ \delta = 0.01 \\ \hline \\ \delta = 0.01 \\ \hline \\ \text{Single pulse} \\ \hline \\ 10^{-5} \\ \hline \\ 10^{-4} \\ \hline \\ 10^{-3} \\ \hline \\ 10^{-2} \\ \hline \\ 10^{-1} \\ \hline \\ t_p \\ \text{(s)} \\ \end{array}$ 







6/15 DocID027714 Rev 2

STD3LN80K5 Electrical characteristics




Figure 9: Source-drain diode forward characteristics  $V_{SD}$  GADG240620161227SDF (V)  $T_{j} = .50 \, ^{\circ}C$  0.9 0.8  $T_{j} = 25 \, ^{\circ}C$  0.6 0.5 0

Figure 10: Normalized gate threshold voltage vs temperature

V<sub>GS(th)</sub>
(norm.)

1.2

1

0.8

0.6

0.4

-75
-25
25
75
125
T<sub>j</sub> (°C)

Figure 11: Normalized on-resistance vs temperature

R<sub>DS(on)</sub> GADG240620161233RON
(norm.)

2.6

2.2

1.8

1.4

1

0.6

0.2

-75


-25


25

75

125

T<sub>j</sub> (°C)





Test circuits STD3LN80K5


### 3 Test circuits


Figure 14: Test circuit for resistive load switching times


Figure 15: Test circuit for gate charge behavior

VGS | VGS

Figure 16: Test circuit for inductive load







57

8/15 DocID027714 Rev 2

STD3LN80K5 Package information

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 4.1 DPAK package information

Figure 20: DPAK (TO-252) type A package outline THERMAL PAD <u>c2</u> L2 **b**(2x) R SEATING PLANE (L1) 0,25 0068772\_A\_21

5/

Table 10: DPAK (TO-252) type A mechanical data

Table 10. bi AN (10-202) type A mediamical data						
Dim.		mm				
Diiii.	Min.	Тур.	Max.			
Α	2.20		2.40			
A1	0.90		1.10			
A2	0.03		0.23			
b	0.64		0.90			
b4	5.20		5.40			
С	0.45		0.60			
c2	0.48		0.60			
D	6.00		6.20			
D1	4.95	5.10	5.25			
E	6.40		6.60			
E1	4.60	4.70	4.80			
е	2.16	2.28	2.40			
e1	4.40		4.60			
Н	9.35		10.10			
L	1.00		1.50			
(L1)	2.60	2.80	3.00			
L2	0.65	0.80	0.95			
L4	0.60		1.00			
R		0.20				
V2	0°		8°			


STD3LN80K5 Package information

Figure 21: DPAK (TO-252) recommended footprint (dimensions are in mm)



# 4.2 DPAK packing information

Figure 22: DPAK (TO-252) tape outline



STD3LN80K5 Package information

40mm min. access hole at slot location

Tape slot in core for tape start 2.5mm min.width

AM06038v1

Figure 23: DPAK (TO-252) reel outline

Table 11: DPAK (TO-252) tape and reel mechanical data

Таре			Reel		
Dim.	mm		Dim	mm	
	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	А		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
Е	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base qty. 2500		2500
P1	7.9	8.1	Bulk qty. 2500		2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

Revision history STD3LN80K5

# 5 Revision history

Table 12: Document revision history

Date	Revision	Changes	
13-May-2015	1	Initial release	
27-Jul-2016	2	Updated title and features in cover page.	
		Updated Section 1: "Electrical ratings" and Section 2: "Electrical characteristics".	
		Added Section 2.1: "Electrical characteristics (curves)".	
		Document status promoted from preliminary to production data.	
		Minor text changes.	

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

