life, augmented

STL65P4LLF6AG

Automotive P-channel -40 V, 0.0115 Ω typ., -57 A STripFET™ F6 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - preliminary data





Figure 1: Internal schematic diagram



Features

Order codes	s V _{DS} R _{DS(on)max} .		I _D
STL65P4LLF6AG	-40 V	0.014 Ω	-57

Designed for automotive applications



- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss
- Wettable flank package

Applications

Switching applications

Description

This device is a P-channel Power MOSFET developed using the STripFET $^{\text{TM}}$ F6 technology, with a new trench gate structure. The resulting Power MOSFET exhibits very low $R_{\text{DS}(\text{on})}$ in all packages.

Table 1: Device summary

Order codes	Marking	Package	Packing
STL65P4LLF6AG	65P4LLF6	PowerFLAT™ 5x6	Tape and reel

 September 2017
 DocID029379 Rev 2
 1/15

5

Contents STL65P4LLF6AG Contents Electrical ratings3 Electrical characteristics4 2 Electrical characteristics (curves)......6 2.1 3 Test circuits8 Package information9 4 PowerFLAT™ 5x6 WF type R package information......9 4.1 PowerFLAT™ 5x6 WF packing information12 4.2

Revision history14



STL65P4LLF6AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	-40	V
V_{GS}	Gate-source voltage	±18	V
ID	Drain current (continuous) at T _C = 25 °C	-57	Α
ID	Drain current (continuous) at T _C = 100 °C	-35	Α
I _D ⁽¹⁾	Drain current (pulsed)	-228	Α
Ртот	Total dissipation at T _C = 25 °C	73	W
T _{stg}	T _{stg} Storage temperature range		°C
Tj	Operating junction temperature range	- 55 to +150 °	

Notes:

Table 3: Thermal data

Symbol	mbol Parameter		Unit
R _{thj-case}	Thermal resistance junction-case	1.7	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	32	°C/W

Notes:

⁽¹⁾Pulse width is limited by safe operating area.

 $[\]ensuremath{^{(1)}}\xspace$ When mounted on FR-4 board of 1inch², 2oz Cu, t < 10 s.

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = -250 μA	-40			V
		V _{GS} = 0 V, V _{DS} = -40 V			-1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V},$ $V_{DS} = -40 \text{ V},$ $T_{C} = 125 \text{ °C} \text{ (1)}$			-10	μΑ
Igss	Gate-body leakage current	V _{DS} = 0 V _{GS} = - 18 V			-100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = -250 \mu A$	-1		-2.5	>
P	Statio drain course on registeres	$V_{GS} = -10 \text{ V},$ $I_{D} = -6.5 \text{ A}$		0.0115	0.014	Ω
R _{DS(on)}	Static drain source on-resistance	V _{GS} = -4.5 V, I _D = -6.5 A		0.015	0.019	Ω

Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance			3525		pF
Coss	Output capacitance	V _{DS} = -25 V, f = 1 MHz, V _{GS} = 0 V		344		pF
Crss	Reverse transfer capacitance	VDS = 20 V, 1 = 1 WH 12, VGS = 0 V	_	238	-	pF
Qg	Total gate charge	V _{DD} = -20 V, I _D = -13 A,		34		nC
Q _{gs}	Gate-source charge	$V_{GS} = -4.5 \text{ to } 0 \text{ V}$		11.3		nC
Q _{gd}	Gate-drain charge	(See Figure 14: "Gate charge test circuit")		13.8		nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = -20 V, I _D = -6.5 A,	-	49.4	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = -10 V$	-	60.6	-	ns
t _{d(off)}	Turn-off delay time	(See Figure 13: "Switching times	-	170	-	ns
t _f	Fall time	test circuit for resistive load")	-	20	-	ns

⁽¹⁾Defined by design, not subject to production test

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = -6.5 A, V _{GS} = 0 V	-		-1.1	٧
t _{rr}	Reverse recovery time	I _{SD} = -13 A, di/dt = 100 A/µs V _{DD} = -24 V, T _j =150 °C (See Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	29		ns
Qrr	Reverse recovery charge		-	27.6		nC
I _{RRM}	Reverse recovery current		-	1.9		Α


Notes:

 $^{^{(1)}\}text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%.

2.1 Electrical characteristics (curves)



For the P-channel Power MOSFET, current and voltage polarities are reversed.






Figure 4: Output characteristics

GIPG20920140913LM

VGS=8, 9, 10 V


TV


100


4 V


50

0 2 4 6 8 10 VDS(V)












Figure 10: Normalized on-resistance vs temperature

GIPG150920171238RV

Vgs=10 V

1.8

1.6

1.4

1.2


1


0.8

0.6

0.4

-75 -50 -25 0 25 50 75 100125150175 TJ(°C)








Test circuits STL65P4LLF6AG

3 Test circuits

Figure 13: Switching times test circuit for resistive load

Figure 14: Gate charge test circuit



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

4.1 PowerFLAT™ 5x6 WF type R package information

Figure 16: PowerFLAT™ 5x6 WF type R package outline






Table 8: PowerFLAT™ 5x6 WF type R mechanical data

	able 6. FOWEIFLAT *** 5x6	wi type it illechamical	uata
Dim.		mm	
Dilli.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.4	0.55
D6	0.15	0.3	0.45
е		1.27	
Е	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
K	1.275		1.575
L	0.725	0.825	0.925
L1	0.175	0.275	0.375
θ	0°		12°

57/

8231817_FOOTPRINT_rev15

-5.40--4.60 --- - 3.15 --- -1.90 – 0.80 -09.9 0.65 (x4)--1.27 -

- 3.81----

Figure 17: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)

4.2 PowerFLAT™ 5x6 WF packing information

Figure 18: PowerFLAT™ 5x6 WF tape (dimensions are in mm)





Figure 19: PowerFLAT™ 5x6 package orientation in carrier tape



R0.50

R25.00

Figure 20: PowerFLAT™ 5x6 reel (dimensions are in mm)

Revision history STL65P4LLF6AG

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
2-Jul-2016	1	Initial release.
		Updated Section "Features" in cover page.
		Updated Table 2: "Absolute maximum ratings" and Table 3: "Thermal data".
40.0 0047		Updated Table 4: "On/off states".
19-Sep-2017	2	Updated Figure 6: "Gate charge vs gate-source voltage".
		Updated Table 4: "On/off states" and Table 5: "Dynamic".
		Updated Section 2.1: "Electrical characteristics (curves)"
		Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

