# STL7N60M2



# N-channel 600 V, 0.92 Ω typ., 5 A MDmesh™ M2 Power MOSFET in a PowerFLAT™ 5x5 package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub> @ Tjmax	R <sub>DS(on)</sub> max	I <sub>D</sub>
STL7N60M2	650 V	1.05 Ω	5 A

- Extremely low gate charge
- Excellent output capacitance (C<sub>OSS</sub>) profile
- 100% avalanche tested
- Zener-protected

#### **Applications**

• Switching applications

#### **Description**

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

**Table 1: Device summary** 

Order code	Marking	Package	Packaging
STL7N60M2	7N60M2	PowerFLAT 5x5	Tape and reel

January 2015 DocID027417 Rev 1 1/13

Contents STL7N60M2

# **Contents**

1	Electric	eal ratings	3
2	Electric	al characteristics	4
	2.2	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Package	e mechanical data	9
	4.1	Package mechanical data	10
5	Revisio	n history	12



Downloaded from Arrow.com.

STL7N60M2 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	± 25	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	5	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	3.2	А
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	20	Α
I <sub>D</sub> <sup>(2)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	1.2	А
I <sub>D</sub> <sup>(2)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	0.8	Α
I <sub>DM</sub> <sup>(1)(2)</sup>	Drain current (pulsed)	4.8	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	67	W
P <sub>TOT</sub> <sup>(2)</sup>	Total dissipation at T <sub>pcb</sub> = 25 °C	4	W
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	15	V/ns
dv/dt <sup>(4)</sup>	MOSFET dv/dt ruggedness	50	V/ns
T <sub>stg</sub>	Storage temperature	- 55 to 150	°C
T <sub>j</sub>	Max. operating junction temperature	150	°C

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	0.83	°C/W
R <sub>thj-pcb</sub>	Thermal resistance junction-pcb max	31.3	°C/W

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{\text{jmax}})$	1	А
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ ; $V_{DD} = 50$ V)	80	mJ

<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area.

 $<sup>^{(2)}\!</sup> When$  mounted on FR-4 Board of 1 inch², 2 oz Cu (t < 10 s)

 $<sup>^{(3)}</sup>I_{SD} \le 5$  A, di/dt  $\le 400$  A/µs; V<sub>DS peak</sub> < V<sub>(BR)DSS</sub>, V<sub>DD</sub> = 400 V.

 $<sup>^{(4)}</sup>V_{DS} \le 480 \text{ V}$ 

Electrical characteristics STL7N60M2

#### 2 Electrical characteristics

 $T_C$  = 25 °C unless otherwise specified

Table 5: On/off states

1 11110 01 01111010						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			٧
	Zero gate voltage Drain	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 600 V			1	μΑ
I <sub>DSS</sub>	current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{C} = 125 \text{ °C}$			100	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2 A		0.92	1.05	Ω

**Table 6: Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	271	•	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	15.7	1	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	ı	0.68	ı	pF
Coss eq. (1)	Equivalent output capacitance	$V_{DS} = 0$ to 480 V, $V_{GS} = 0$ V	-	75.5	-	pF
$R_{G}$	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	7.2	-	Ω
$Q_g$	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 5 \text{ A}, V_{GS} = 10 \text{ V}$	-	8.8	-	nC
Q <sub>gs</sub>	Gate-source charge	(see Figure 15: "Gate charge	-	1.8	-	nC
$Q_{gd}$	Gate-drain charge	test circuit")	-	4.3	1	nC

#### Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 2.5 \text{ A}$	ı	7.6	ı	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 14: "Switching times	-	7.2	-	ns
t <sub>d(off)</sub>	Turn-off-delay time	test circuit for resistive load" and	-	19.3	-	ns
t <sub>f</sub>	Fall time	Figure 19: "Switching time waveform")	-	15.9	-	ns

**577** 

 $<sup>^{(1)}</sup>C_{oss~eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		5	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		20	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$V_{GS} = 0 \text{ V}, I_{SD} = 5 \text{ A}$	-		1.6	V
t <sub>rr</sub>	Reverse recovery time		-	275		ns
Qrr	Reverse recovery charge	I <sub>SD</sub> = 5 A, di/dt = 100 A/μs, V <sub>DD</sub> = 60 V (see <i>Figure 19</i> :	-	1.55		μC
I <sub>RRM</sub>	Reverse recovery current	"Switching time waveform")	-	11		Α
t <sub>rr</sub>	Reverse recovery time		-	376		ns
Q <sub>rr</sub>	Reverse recovery charge	$I_{SD} = 5$ A, di/dt = 100 A/ $\mu$ s, $V_{DD} = 60$ V, $T_j = 150$ °C (see Figure 19: "Switching time	-	2.1		μC
I <sub>RRM</sub>	Reverse recovery current	waveform")	-	11		Α

#### Notes:

 $<sup>^{(1)}</sup>$ Pulse width is limited by safe operating area

 $<sup>^{(2)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

# 2.2 Electrical characteristics (curves)







Figure 3: Thermal impedance GIPG270120151414ALS  $\delta = 0.5$   $\delta = 0.2$   $\delta = 0.05$   $\delta = 0.05$   $\delta = 0.05$   $\delta = 0.01$   $\delta = 0.02$   $\delta = 0.02$   $\delta = 0.05$   $\delta = 0.0$ 







6/13

STL7N60M2 Electrical characteristics




Figure 9: Output capacitance stored energy

E<sub>OSS</sub>
(µJ)
2.5
2.0
1.5
1.0
0.5
0 100 200 300 400 500 600 V<sub>DS</sub>(V)

Figure 10: Normalized gate threshold voltage vs temperature

VGS(th) AM15718v1

1.1

1.0

0.9

0.8

0.7

0.6

-50

0

50

100

T<sub>j</sub>(°C)

Figure 11: Normalized on-resistance vs temperature

R<sub>DS(on)</sub>
(norm)
2.5

2.1

1.7

V<sub>GS</sub> = 10 V

1.3

0.9

0.5


-50


0

50

100


T<sub>i</sub><sup>C</sup>C)





Test circuits STL7N60M2

### 3 Test circuits









Figure 16: Test circuit for inductive load switching and diode recovery times







8/13 DocID027417 Rev 1


# 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



# 4.1 Package mechanical data

Figure 20: PowerFLAT™ 5x5 drawings




10/13 DocID027417 Rev 1

Table 9: PowerFLAT 5x5 mechanical data

Dim.	mm				
Dim.	Min.	Тур.	Max.		
Α	0.80		1.0		
A1	0.02		0.05		
A2		0.25			
b	0.30		0.50		
D		5.00			
D1	4.05		4.25		
E		5.00			
E1	0.64		0.79		
E2	2.25		2.45		
е		1.27			
L	0.45		0.75		

Figure 21: PowerFLAT™ 5x5 recommended footprint (dimensions are in mm)



Revision history STL7N60M2

# 5 Revision history

**Table 10: Document revision history** 

Date	Revision	Changes
26-Jan-2015	1	First release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

