


Datasheet - production data

## N-channel 600 V, 0.95 Ω typ., 5 A MDmesh<sup>™</sup> DM2 Power MOSFET in a DPAK package

TAB 2 3 1 DPAK

Figure 1: Internal schematic diagram



This is information on a product in full production.

## **Features**

Order code	VDS	R <sub>DS(on)</sub> max.	ΙD	Ртот
STD6N60DM2	600 V	1.10 Ω	5 A	60 W

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

## **Applications**

• Switching applications

## Description

This high voltage N-channel Power MOSFET is part of the MDmesh<sup>TM</sup> DM2 fast recovery diode series. It offers very low recovery charge (Qrr) and time (trr) combined with low  $R_{DS(on)}$ , rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STD6N60DM2	6N60DM2	DPAK	Tape and reel

## Contents

## Contents

1	Electric	al ratings	
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK (TO-252) type A package information	9
	4.2	DPAK (TO-252) type C package information	12
	4.3	DPAK (TO-252) packing information	15
5	Revisio	n history	17



## 1 Electrical ratings

 Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	±25	V
I	Drain current (continuous) at T <sub>case</sub> = 25 °C	5	А
ID	Drain current (continuous) at T <sub>case</sub> = 100 °C	3.2	A
IDM <sup>(1)</sup>	Drain current (pulsed)	20	А
P <sub>TOT</sub>	Total dissipation at T <sub>case</sub> = 25 °C	60	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	50	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	
T <sub>stg</sub>	Storage temperature range		°C
Tj	Operating junction temperature range	-55 to 150	U U

### Notes:

 $^{\left( 1\right) }$  Pulse width is limited by safe operating area.

 $^{(2)}$  I\_{SD}  $\leq 5$  A, di/dt = 900 A/µs; V\_{DS} peak < V\_{(BR)DSS}, V\_DD = 480 V.

 $^{(3)}$  V<sub>DS</sub>  $\leq$  480 V.

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case	2.08	°C A.V.
Rthj-pcb <sup>(1)</sup>	Rthj-pcb <sup>(1)</sup> Thermal resistance junction-pcb		°C/W

### Notes:

 $^{(1)}$  When mounted on a 1-inch² FR-4, 2 Oz copper board.

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub> <sup>(1)</sup>	Avalanche current, repetitive or not repetitive	1.7	А
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	132	mJ

### Notes:

 $^{\left( 1\right) }$  Pulse width limited by  $T_{jmax}.$ 

 $^{(2)}$  Starting T<sub>j</sub> = 25 °C, I<sub>D</sub> = I<sub>AR</sub>, V<sub>DD</sub> = 50 V.



## 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 V$ , $I_D = 1 mA$	600			V
		$V_{GS} = 0 V, V_{DS} = 600 V$			1	
I <sub>DSS</sub> Zero gate voltage d current	0 0	$V_{GS} = 0 V, V_{DS} = 600 V,$ $T_{case} = 125 °C (1)$			100	μA
lgss	Gate-body leakage current	$V_{DS} = 0 V$ , $V_{GS} = \pm 25 V$			±5	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	3.25	4	4.75	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{\text{GS}} = 10 \text{ V}, \text{ I}_{\text{D}} = 2.5 \text{ A}$		0.95	1.10	Ω

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	274	-	
Coss	Output capacitance	$V_{DS} = 100 V, f = 1 MHz,$	-	15	-	рF
C <sub>rss</sub>	Reverse transfer capacitance	V <sub>GS</sub> = 0 V	-	2	-	Ρ.
Coss eq. <sup>(1)</sup>	Equivalent output capacitance	$V_{\text{DS}}$ = 0 to 480 V, $V_{\text{GS}}$ = 0 V	-	25	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	6.5	-	Ω
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, \text{ I}_{D} = 5 \text{ A},$	-	8.6	-	
Qgs	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	2	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	5.2	-	

### Table 6: Dynamic

#### Notes:

 $^{(1)}$  Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 300 \text{ V}, \text{ I}_{D} = 2.5 \text{ A}$	-	9.2	-		
tr	Rise time	$R_{G} = 4.7 \Omega, V_{GS} = 10 V$	-	5.6	-		
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times"	-	12	-	ns	
tr	Fall time	and Figure 19: "Switching time waveform")	-	19.6	-		

Table 7: Switching times

### 4/18



## Electrical characteristics

	Table 8: Source-drain diode								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
Isd	Source-drain current		-		5	А			
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		20	А			
Vsd <sup>(2)</sup>	Forward on voltage	$V_{GS} = 0 V$ , $I_{SD} = 5 A$	-		1.6	V			
trr	Reverse recovery time	I <sub>SD</sub> = 5 A, di/dt = 100 A/µs,		60		ns			
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for	-	135		nC			
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode - recovery times")		4.5		А			
trr	Reverse recovery time	$I_{SD} = 5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	132		ns			
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see Figure 16: "Test circuit for inductive load switching and diode	-	429		nC			
I <sub>RRM</sub>	Reverse recovery current	recovery times")	-	6.5		А			


## Notes:


 $^{\left( 1\right) }$  Pulse width is limited by safe operating area.


 $^{(2)}$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.














6/18



#### **Electrical characteristics**










DocID030757 Rev 1


57

## 3 Test circuits










## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

## 4.1 DPAK (TO-252) type A package information



57

## Package information


## STD6N60DM2

Table 9: DPAK (TO-252) type A mechanical data					
<b>D</b> 1		mm			
Dim.	Min.	Тур.	Max.		
Α	2.20		2.40		
A1	0.90		1.10		
A2	0.03		0.23		
b	0.64		0.90		
b4	5.20		5.40		
С	0.45		0.60		
c2	0.48		0.60		
D	6.00		6.20		
D1	4.95	5.10	5.25		
E	6.40		6.60		
E1	4.60	4.70	4.80		
е	2.16	2.28	2.40		
e1	4.40		4.60		
Н	9.35		10.10		
L	1.00		1.50		
(L1)	2.60	2.80	3.00		
L2	0.65	0.80	0.95		
L4	0.60		1.00		
R		0.20			
V2	0°		8°		

10/18 DocID030757 Rev 1




Package information





## 4.2 DPAK (TO-252) type C package information








## Package information

DM2		Package information				
	Table 10: DPAK (TO-2	52) type C mechanical data	3			
Dim.		mm				
Dini.	Min.	Тур.	Max.			
А	2.20	2.30	2.38			
A1	0.90	1.01	1.10			
A2	0.00		0.10			
b	0.72		0.85			
b4	5.13	5.33	5.46			
С	0.47		0.60			
c2	0.47		0.60			
D	6.00	6.10	6.20			
D1	5.25					
E	6.50	6.60	6.70			
E1	4.70					
е	2.186	2.286	2.386			
Н	9.80	10.10	10.40			
L	1.40	1.50	1.70			
L1		2.90 REF				
L2	0.90		1.25			
L3		0.51 BSC				
L4	0.60	0.80	1.00			
L6		1.80 BSC				
θ1	5°	7°	9°			
θ2	5°	7°	9°			
V2	0°		8°			



## Package information


### STD6N60DM2



14/18



## 4.3 DPAK (TO-252) packing information





### Figure 25: DPAK (TO-252) reel outline




Table 11: DPAK (TO-252) tape and reel mechanical data							
Таре			Reel				
Dim.	mm		Dim	mm			
	Min.	Max.	Dim.	Min.	Max.		
A0	6.8	7	A		330		
B0	10.4	10.6	В	1.5			
B1		12.1	С	12.8	13.2		
D	1.5	1.6	D	20.2			
D1	1.5		G	16.4	18.4		
E	1.65	1.85	Ν	50			
F	7.4	7.6	Т		22.4		
K0	2.55	2.75					
P0	3.9	4.1	Base qty.		2500		
P1	7.9	8.1	Bulk qty. 2500		2500		
P2	1.9	2.1					
R	40						
Т	0.25	0.35					
W	15.7	16.3					

. . . .



## 5 Revision history

Table 12: Document revision history

Date	Revision	Changes
26-Jun-2017	1	First release



### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

