

STW20N90K5

Datasheet

N-channel 900 V, 0.21 Ω typ., 20 A MDmesh™ K5 Power MOSFET in a TO-247 package

Features

Order code	V _{DS}	R _{DS(on)} max.	۱ _D			
STW20N90K5	900 V	0.25 Ω	20 A			
Industry's lowest R _{DS(on)} x area						

- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications


Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.



TO-247



Product status link
STW20N90K5

Product summary					
Order code	STW20N90K5				
Marking	20N90K5				
Package	TO-247				
Packing	Tube				

1 Electrical ratings

57

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±30	V
I _D	Drain current (continuous) at T _C = 25 °C	20	А
I _D	Drain current (continuous) at T _C = 100 °C	13	А
I _D ⁽¹⁾	Drain current (pulsed)	80	А
P _{TOT}	Total dissipation at T_C = 25 °C		W
dv/dt (2)	Peak diode recovery voltage slope	4.5	V/ns
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/115
Tj	Operating junction temperature range	-55 to 150	°C
T _{stg}	Storage temperature range	-55 10 150	C

Table 1. Absolute maximum ratings

1. Pulse width limited by safe operating area

2. $I_{SD} \leq$ 20 A, di/dt \leq 100 A/µs; V_{DS} peak \leq $V_{(BR)DSS}$, V_{DD} = 450 V

3. $V_{DS} \leq 720 V$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.5	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by $\mathrm{T}_{\mathrm{jmax}})$	6.5	А
E _{AS}	Single pulse avalanche energy (starting T _j = 25 °C, I _D = I _{AR} , V _{DD} = 50 V)	500	mJ

2 Electrical characteristics

57

 T_C = 25 °C unless otherwise specified

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	900			V
		V_{GS} = 0 V, V_{DS} = 900 V			1	μA
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 900 V			50	
		T _C = 125 °C ⁽¹⁾			50	μA
I _{GSS}	Gate body leakage current	V_{DS} = 0 V, V_{GS} = ±20 V			±10	μA
V _{GS(th)}	Gate threshold voltage	V_{DS} = V_{GS} , I_D = 100 μ A	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 10 A		0.21	0.25	Ω

Table 4. On/off-state

1. Defined by design, not subject to production test

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	1500	-	pF
C _{oss}	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	-	120	-	pF
C _{rss}	Reverse transfer capacitance		-	1	-	pF
C _{o(er)} (1)	Equivalent capacitance energy related	y = 0 y y = 0 to 720 y	-	78	-	pF
C _{o(tr)} (2)	Equivalent capacitance time related	$V_{GS} = 0 V, V_{DS} = 0 \text{ to } 720 V$		220	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz , I _D = 0 A	-	3.7	-	Ω
Qg	Total gate charge	V _{DD} = 720 V, I _D = 20 A	-	40	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V (see Figure 14. Test circuit for gate charge behavior)	-	14	-	nC
Q _{gd}	Gate-drain charge		-	17	-	nC

1. $C_{o(er)}$ is a constant capacitance value that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

2. $C_{o(tr)}$ is a constant capacitance value that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 450 V, I _D = 10 A,	-	20.2	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	13.5	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times	-	64.7	-	ns
t _f	Fall time	and Figure 18. Switching time waveform)	-	16	-	ns

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		20	А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		80	А
$V_{SD}\ ^{(2)}$	Forward on voltage	I _{SD} = 20 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 20 A, di/dt = 100 A/μs,	-	517		ns
Q _{rr}	Reverse recovery charge	$V_{DD} = 60 V$	-	11.4		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	44		A
t _{rr}	Reverse recovery time	I _{SD} = 20 A, di/dt = 100 A/μs	-	674		ns
Q _{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$	-	14		μC
I _{RRM}	Reverse recovery current	 (see Figure 15. Test circuit for - inductive load switching and diode recovery times) 	-	41.6		А

Table 7. Source-drain diode

1. Pulse width limited by safe operating area


2. Pulsed: pulse duration = 300 µs, duty cycle 1.5%


Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min	Тур	Max.	Unit
V _{(BR) GSO}	Gate-source breakdown voltage	I_{GS} = ± 1 mA, I_D = 0 A	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

Electrical characteristics curves 2.1









Figure 6. Static drain-source on-resistance

V_{GS}(V)






Figure 9. Normalized gate threshold voltage vs temperature







Figure 10. Normalized on-resistance vs temperature











3 Test circuits












4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

4.1 TO-247 package information

Figure 19. TO-247 package outline



0075325_9

Dim.		mm	
Dini.	Min.	Тур.	Max.
A	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
E	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

Table 9. TO-247 package mechanical data

Revision history

Table 10. Document revision history

Date	Revision	Changes
19-May-2016	1	First release.
01-Dec-2016	2	Modified: title and R _{DS(on)} value in cover page
		Modified: Table 5. Avalanche characteristics Table 6. On/off-state, Table 7. Dynamic, Table 8. Switching times and Table 9. Source-drain diode
		Added Section 2.1 Electrical characteristics curves
		Modified: Section 3 Test circuits
		Datasheet promoted from preliminary data to production data
		Minor text changes
01-Oct-2018	3	Removed maturity status indication from cover page.
		Updated Figure 12. Source-drain diode forward characteristics.
		Minor text changes.

Contents

1	Electrical ratings				
2	Electrical characteristics				
	2.1	Electrical characteristics (curves)	. 5		
3	Test	circuits	.7		
4	Package information				
	4.1	TO-247 package information	. 8		
Rev	ision h	nistory	11		



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved