# **STP7N65M2, STU7N65M2**



N-channel 650 V, 0.98 Ω typ., 5 A MDmesh<sup>™</sup> M2 Power MOSFETs in TO-220 and IPAK packages

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max	ID	
STP7N65M2	650 V	1.15 Ω	5 A	
STU7N65M2	650 V	1.15 Ω	5 A	

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### Description

These devices are N-channel Power MOSFETs developed using the MDmesh<sup>™</sup> M2 technology. Thanks to the strip layout associated with an improved vertical structure, the device exhibits both low on-resistance and optimized switching characteristics. It is therefore suitable for the most demanding high efficiency converters.

#### Table 1: Device summary

Order code	Marking Package Pack		Packaging
STP7N65M2	7N65M2	TO-220	Tube
STU7N65M2	7N65M2	IPAK	Tube

DocID026788 Rev 3

This is information on a product in full production.

### Contents

### Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	TO-220 type A package information	11
	4.2	IPAK(TO-251) type A package information	13
	4.3	IPAK (TO-251) type C package information	15
5	Revisio	n history	17



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	± 25	V
Ι <sub>D</sub>	Drain current (continuous) at $T_c = 25 \ ^{\circ}C$	5	А
ID	Drain current (continuous) at T <sub>c</sub> = 100 °C	3.2	А
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	20	А
P <sub>TOT</sub>	Total dissipation at $T_C = 25 \text{ °C}$	60	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	15	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	v/ns
T <sub>stg</sub>	Storage temperature	55 to 150	°C
Tj	Operating junction temperature	- 55 to 150	C

#### Notes:

 $^{(1)}\mbox{Pulse}$  width limited by safe operating area

 $^{(2)}I_{SD} \leq 5$  A, di/dt  $\leq 400$  A/µs; V\_DSpeak < V\_(BR)DSS, V\_DD=400 V

<sup>(3)</sup>V<sub>DS</sub> ≤ 520 V

#### Table 3: Thermal data

Symbol	Parameter	Valu	Unit	
	Falameter	TO-220	IPAK	
R <sub>thj-case</sub>	Thermal resistance junction-case max	2.08 °CA		
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max62.5100			

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax}$ )	1	А
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_j=25^{\circ}C$ , $I_D=I_{AR}$ ; $V_{DD}=50$ V)	103	mJ



## 2 Electrical characteristics

(T<sub>c</sub> = 25 °C unless otherwise specified)

Table 5: On /off states							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}$ = 0, $I_D$ = 1 mA	650			V	
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0, V_{DS} = 650 V$			1	μA	
		$V_{GS} = 0, V_{DS} = 650 V,$ T <sub>C</sub> =125 °C			100	μA	
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0, V_{GS} = \pm 25 V$			±10	μA	
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	2	3	4	V	
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS}$ = 10 V, I <sub>D</sub> = 2.5 A		0.98	1.15	Ω	

Table 6: Dynamic							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Ciss	Input capacitance		-	270	-		
C <sub>oss</sub>	Output capacitance	$V_{DS}$ = 100 V, f = 1 MHz, $V_{GS}$ = 0	-	14.5	-	рF	
C <sub>rss</sub>	Reverse transfer capacitance		-	0.8	-	, P.	
C (1) oss eq.	Equivalent output capacitance	$V_{\text{DS}}$ = 0 to 520 V, $V_{\text{GS}}$ = 0	-	108	-	pF	
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz open drain	-	7	-	Ω	
Qg	Total gate charge	$V_{DD} = 520 \text{ V}, I_D = 5 \text{ A},$	-	9	-	nC	
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	2.3	-	nC	
Q <sub>gd</sub>	Gate-drain charge	(see Figure 17: "Gate charge test circuit")	-	4.3	-	nC	

#### Notes:

 $^{(1)}C_{oss~eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 325 \text{ V}, \text{ I}_D = 2.5 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 16: "Switching times test circuit for resistive load"and Figure 21: "Switching time waveform")	-	8	-	ns
tr	Rise time		-	20	-	ns
t <sub>d(off)</sub>	Turn-off delay time		-	30	-	ns
t <sub>f</sub>	Fall time		-	20	-	ns

Table	7:	Switching times
Table	•••	owncoming times



#### STP7N65M2, STU7N65M2

#### Electrical characteristics


Table 8: Source drain diode							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
I <sub>SD</sub>	Source-drain current		-		5	А	
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		20	А	
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD} = 5 \text{ A}, V_{GS} = 0$	-		1.6	V	
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 5 A, di/dt = 100 A/μs V <sub>DD</sub> = 60 V (see <i>Figure 21:</i> <i>"Switching time waveform"</i> )	-	275		ns	
Qrr	Reverse recovery charge		-	1.62		μC	
I <sub>RRM</sub>	Reverse recovery current		-	11.8		А	
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 5 A, di/dt = 100 A/μs	-	430		ns	
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see Figure 21: "Switching time	-	2.54		μC	
I <sub>RRM</sub>	Reverse recovery current	waveform")	-	11.9		А	


#### Notes:


 $^{(1)}\mbox{Pulse}$  width limited by safe operating area.

 $^{(2)}\text{Pulsed:}$  pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%











6/18




#### STP7N65M2, STU7N65M2

#### **Electrical characteristics**








57

#### **Electrical characteristics**


#### **STP7N65M2, STU7N65M2**





8/18



### 3 Test circuits









 DocID026788 Rev 3
 9/18

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



## 4.1 TO-220 type A package information





DocID026788 Rev 3


57

#### STP7N65M2, STU7N65M2

Table 9: TO-220 type A mechanical data				
Dim.	mm			
	Min.	Тур.	Max.	
A	4.40		4.60	
b	0.61		0.88	
b1	1.14		1.70	
С	0.48		0.70	
D	15.25		15.75	
D1		1.27		
E	10		10.40	
е	2.40		2.70	
e1	4.95		5.15	
F	1.23		1.32	
H1	6.20		6.60	
J1	2.40		2.72	
L	13		14	
L1	3.50		3.93	
L20		16.40		
L30		28.90		
øP	3.75		3.85	
Q	2.65		2.95	



### 4.2 IPAK(TO-251) type A package information



57

#### STP7N65M2, STU7N65M2

Table 10: IPAK (TO-251) type A package mechanical data				
Dim.	mm			
	Min.	Тур.	Max.	
А	2.20		2.40	
A1	0.90		1.10	
b	0.64		0.90	
b2			0.95	
b4	5.20		5.40	
B5		0.30		
С	0.45		0.60	
c2	0.48		0.60	
D	6.00		6.20	
E	6.40		6.60	
е		2.28		
e1	4.40		4.60	
Н		16.10		
L	9.00		9.40	
L1	0.80		1.20	
L2		0.80	1.00	
V1		10°		

14/18



### 4.3 IPAK (TO-251) type C package information




Figure 24: IPAK (TO-251) type C package outline



#### STP7N65M2, STU7N65M2

Table 11: IPAK (TO-251) type C package mechanical data					
Dim.		mm			
	Min.	Тур.	Max.		
A	2.20	2.30	2.35		
A1	0.90	1.00	1.10		
b	0.66		0.79		
b2			0.90		
b4	5.23	5.33	5.43		
С	0.46		0.59		
c2	0.46		0.59		
D	6.00	6.10	6.20		
D1	5.20	5.37	5.55		
E	6.50	6.60	6.70		
E1	4.60	4.78	4.95		
е	2.20	2.25	2.30		
e1	4.40	4.50	4.60		
Н	16.18	16.48	16.78		
L	9.00	9.30	9.60		
L1	0.90	1.00	1.20		
L2	0.90	1.08	1.25		
<del>8</del> 1	3°	5°	7°		
θ2	1°	3°	5°		

16/18



## 5 Revision history

Table 12: Document revision history

\_\_\_\_\_

Date	Revision	Changes
07-Aug-2014	1	First release.
09-Oct-2014	2	Added and . Updated not found. Minor text changes.
28-May-2015	3	Document status promoted form preliminary to production data. Updated package information.



#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

