# **STL28N60M2**



# N-channel 600 V, 0.140 Ω typ., 19 A MDmesh™ M2 Power MOSFET in a PowerFLAT™ 8x8 HV package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub> @ T <sub>Jmax</sub>	R <sub>DS(on)</sub> max	ID
STL28N60M2	650 V	0.165 Ω	19 A

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected

### **Applications**

Switching applications

### Description

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STL28N60M2	28N60M2	PowerFLAT™ 8x8 HV	Tape and reel

Contents STL28N60M2

### **Contents**

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e information	g
	4.1	PowerFLAT™ 8x8 HV package mechanical data	10
	4.2	PowerFLAT™ 8x8 HV packing information	12
5	Revisio	n history	14



STL28N60M2 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter Value		Unit
Vgs	Gate-source voltage	± 25	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	19	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	12	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	50	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C 140		W
lar	Avalanche current, repetitive or not-repetitive (pulse width limited by $T_i$ max)	3.6 A	
Eas	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	350 mJ	
dv/dt (3)	Peak diode recovery voltage slope	15 V/n	
dv/dt (4)	MOSFET dv/dt ruggedness	50 V/ns	
T <sub>stg</sub>	Storage temperature range		°C
Tj	Operating junction temperature range	- 55 to 150	

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	0.89	°C/W
R <sub>thj-amb</sub> (1)	Thermal resistance junction-ambient	45	°C/W

#### Notes:

<sup>&</sup>lt;sup>(1)</sup>The value is limited by package.

 $<sup>\</sup>ensuremath{^{(2)}}\mbox{Pulse}$  width limited by safe operating area.

 $<sup>^{(3)}</sup>I_{SD} \leq$  19 A, di/dt  $\leq$  400 A/ $\mu$ s, VDS(peak) < V(BR)DSS, VDD = 400 V.

 $<sup>^{(4)}</sup>V_{DS} \le 480 \text{ V}.$ 

 $<sup>^{(1)}</sup>$ When mounted on FR-4 board of inch², 2oz Cu.

Electrical characteristics STL28N60M2

### 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 4: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
	Zoro goto voltogo	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 600 V			1	μΑ
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 \text{ V},$ $V_{DS} = 600 \text{ V}, T_{C} = 125 \text{ °C}$ (1)			100	μΑ
Igss	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ± 25 V			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 9.5 A		0.140	0.165	Ω

#### Notes:

Table 5: Dynamic

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	1440	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	•	70	-	pF
Crss	Reverse transfer capacitance	V <sub>G</sub> S = 0 V	-	2	-	pF
Coss eq. (1)	Equivalent output capacitance	V <sub>DS</sub> = 0 to 480 V, V <sub>GS</sub> = 0 V	-	104	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz open drain	ı	5.5	-	Ω
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 22 \text{ A}$	ı	36	-	nC
Qgs	Gate-source charge	$V_{GS} = 0$ to 10 V	-	7.2	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15: "Gate charge test circuit")	-	16	-	nC

#### Notes:

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 300 V, I <sub>D</sub> = 11 A	1	14.5	ı	ns
tr	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	•	7.2	ı	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 14: "Switching times test circuit for resistive	•	100	ı	ns
t <sub>f</sub>	Fall time	load" and Figure 19: "Switching time waveform")	-	8	-	ns

<sup>&</sup>lt;sup>(1)</sup>Defined by design, not subject to production test.

 $<sup>^{(1)}</sup>$ Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80 % VDSS-

Table 7: Source drain diode


Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		19	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		50	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 19 A, V <sub>GS</sub> = 0 V	ı		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 22 A, di/dt = 100 A/µs	ı	350		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V	-	4.7		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 16: " Test circuit for inductive load switching and diode recovery times")	1	27		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 22 A, di/dt = 100 A/μs	-	451		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$	-	6.5		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 16: " Test circuit for inductive load switching and diode recovery times")	-	29		Α

#### Notes:

<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area.

 $<sup>^{(2)}\</sup>text{Pulsed:}$  pulse duration = 300  $\mu\text{s,}$  duty cycle 1.5 %.

### 2.1 Electrical characteristics (curves)









Figure 4: Output characteristics GIPD060920171250OCH **I**<sub>D</sub> (Α)  $V_{GS} = 7, 8, 9, 10 V$ 50  $V_{GS} = 6 V$ 40 30 20  $V_{GS} = 5 V$ 10  $V_{GS} = 4 V$ 8 12 16  $\overline{V}_{DS}(V)$ 








DocID030983 Rev 1


6/15


STL28N60M2 Electrical characteristics


Figure 8: Capacitance variations GIPD060920171258CVR (pF)  $10^{4}$ C<sub>ISS</sub> 10<sup>3</sup>  $\mathsf{C}_{\mathsf{oss}}$ 10<sup>2</sup> f = 1 MHz10<sup>1</sup>  $C_{RSS}$ 10<sup>0</sup> 10 10<sup>0</sup> 10<sup>1</sup> 10<sup>2</sup>  $\overline{V}_{DS}(V)$ 

Figure 9: Normalized gate threshold voltage vs temperature V<sub>GS(th)</sub> (norm.) GIPD060920171259VTH 1.1 1.0 0.9  $I_D = 250 \, \mu A$ 0.8 0.7 -25 25 75 125 T<sub>i</sub> (°C)










Test circuits STL28N60M2

### 3 Test circuits








Figure 17: Unclamped inductive load test circuit





577

8/15 DocID030983 Rev 1

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.




DocID030983 Rev 1

9/15

# 4.1 PowerFLAT™ 8x8 HV package mechanical data

Figure 20: PowerFLAT™ 8x8 HV package outline




**577** 

Table 8: PowerFLAT™ 8x8 HV mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	0.75	0.85	0.95
A1	0.00		0.05
A3	0.10	0.20	0.30
b	0.90	1.00	1.10
D	7.90	8.00	8.10
Е	7.90	8.00	8.10
D2	7.10	7.20	7.30
E1	2.65	2.75	2.85
E2	4.25	4.35	4.45
е		2.00	
L	0.40	0.50	0.60
aaa		0.10	
ddd		0.05	
eee		0.05	
fff		0.05	

Figure 21: PowerFLAT™ 8x8 HV footprint





All dimensions are in millimeters.




DocID030983 Rev 1

11/15

Package information STL28N60M2

### 4.2 PowerFLAT™ 8x8 HV packing information


Figure 22: PowerFLAT™ 8x8 HV tape





All dimensions are in millimeters.

Figure 23: PowerFLAT™ 8x8 HV package orientation in carrier tape



12/15 DocID030983 Rev 1

8229819 Reel\_revA

Figure 24: PowerFLAT™ 8x8 HV reel



All dimensions are in millimeters.

Revision history STL28N60M2

# 5 Revision history

Table 9: Document revision history

Date	Revision	Changes
22-Sep-2017	1	First release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

