


Automotive-grade N-channel 60 V, 0.07 Ω typ., 12 A STripFET II Power MOSFET in a DPAK package

Features





AM01475v1_noZen

Order code	V _{DS}	R _{DS(on)} max.	I _D
STD12NF06LAG	60 V	0.09 Ω	12 A

- AEC-Q101 qualified
- Exceptional dv/dt capability
- 100% avalanche tested
- Low gate charge

Applications

Switching applications

Description

This Power MOSFET has been developed using STMicroelectronics' unique STripFET process, which is specifically designed to minimize input capacitance and gate charge. This renders the device suitable for use as primary switch in advanced high-efficiency isolated DC-DC converters for telecom and computer applications, and applications with low gate charge driving requirements.



Product status link STD12NF06LAG

Product summary				
Order code	STD12NF06LAG			
Marking	D12NF06L			
Package	DPAK			
Packing	Tape and reel			



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DS}	Drain-source voltage	60	V	
V _{GS}	Gate-source voltage	±16	V	
I_	Drain current (continuous) at T _{case} = 25 °C	12	Α	
l _D	Drain current (continuous) at T _{case} = 100 °C	8.5	A	
I _{DM} ⁽¹⁾	Drain current (pulsed)	48	Α	
P _{TOT}	Total dissipation at T _{case} = 25 °C	30	W	
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns	
E _{AS} ⁽³⁾	Single pulse avalanche energy	100	mJ	
T _{stg}	Storage temperature range	EE to 175	°C	
T _J	Operating junction temperature range			

- 1. Pulse width is limited by safe operating area.
- 2. $I_{SD} \le 12~A$, $di/dt \le 200~A/\mu s$, $V_{DS} \le 40~V$, $T_J \le T_{JMAX}$
- 3. Starting $T_j = 25$ °C, $I_D = 6$ A, $V_{DD} = 30$ V

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	5	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	50	C/VV

1. When mounted on a 1-inch² FR-4, 2 Oz copper board.

DS12025 - Rev 3 page 2/15



2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	60			V
I _{DSS} Zero gate voltage drain current		V _{GS} = 0 V, V _{DS} = 60 V			1	
	$V_{GS} = 0 \text{ V}, V_{DS} = 60 \text{ V},$ $T_{case} = 125 \text{ °C}^{(1)}$			10	μΑ	
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±16 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1		2	V
R _{DS(on)}	0	V _{GS} = 10 V, I _D = 6 A		70	90	0
	Static drain-source on-resistance	V _{GS} = 5 V, I _D = 6 A		80	100	mΩ

^{1.} Defined by design, not subject to production test.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	350		
C _{oss}	Output capacitance	V_{DS} = 25 V, f = 1 MHz, V_{GS} = 0 V	-	75		pF
C _{rss}	Reverse transfer capacitance		-	30		
Qg	Total gate charge	V _{DD} = 48 V, I _D = 12 A,	-	7.5	10	
Q _{gs}	Gate-source charge	$V_{GS} = 0 \text{ to } 5 \text{ V}$	-	2.5		nC
Q _{gd}	Gate-drain charge	(see Figure 13. Test circuit for gate charge behavior)	-	3.0		

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 30 V, I _D = 6 A,	-	10	-	
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 4.5 V$	-	35	-	
t _{d(off)}	Turn-off delay time	(see Figure 12. Test circuit for resistive load switching times		20	-	ns
t _f	Fall time	and Figure 17. Switching time waveform)	-	13	-	

Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		12	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		48	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 12 A	-		1.5	V

DS12025 - Rev 3 page 3/15





Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{rr}	Reverse recovery time	$I_{SD} = 12 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	50		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 16 V, T _J = 150 °C	-	65		nC
I _{RRM}	Reverse recovery current	(see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	2.5		А


- 1. Pulse width limited by safe operating area.
- 2. Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%.





2.1 Electrical characteristics (curves)











DS12025 - Rev 3 page 5/15



Figure 7. Gate charge vs gate-source voltage




Figure 8. Capacitance variations




Figure 9. Normalized gate threshold vs temperature




Figure 10. Normalized on-resistance vs temperature





Figure 11. Source-drain diode forward characteristics



DS12025 - Rev 3 page 6/15





3 Test circuits


Figure 12. Test circuit for resistive load switching times

Vos pulse width D.U.T.

AM01468v1







DS12025 - Rev 3 page 7/15



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 DPAK (TO-252) package information

Ε THERMAL PAD c2 L2 D b(2x)R С SEATING PLANE A2 (L1)*V2* GAUGE PLANE 0,25

Figure 18. DPAK (TO-252) type A package outline

0068772_A_30



Table 7. DPAK (TO-252) type A mechanical data

Dim.		mm	
Diili.	Min.	Тур.	Max.
Α	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	4.60	4.70	4.80
е	2.159	2.286	2.413
e1	4.445	4.572	4.699
Н	9.35		10.10
L	1.00		1.50
(L1)	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°

DS12025 - Rev 3 page 9/15







Figure 19. DPAK (TO-252) recommended footprint (dimensions are in mm)


FP_0068772_30



4.2 DPAK (TO-252) packing information

Figure 20. DPAK (TO-252) tape outline






AM08852v1

DS12025 - Rev 3 page 11/15



Figure 21. DPAK (TO-252) reel outline



AM06038v1

Table 8. DPAK (TO-252) tape and reel mechanical data

Таре				Reel		
Dim.	mm		Dim	mm		
Dim.	Min.	Max.	Dim.	Min.	Max.	
A0	6.8	7	Α		330	
В0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
E	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1	Base	e qty.	2500	
P1	7.9	8.1	Bulk	qty.	2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				

DS12025 - Rev 3 page 12/15



Revision history

Table 9. Document revision history

Date	Revision	Changes
15-Feb-2017	1	First release
10-Jun-2019	2	New template. Minor changes.
19-Nov-2021	3	Updated features table in cover page.

DS12025 - Rev 3 page 13/15







Contents

1	Elec	trical ratingstin	2
2	Electrical characteristics		3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Package information		8
	4.1	DPAK (TO-252) package information	8
	4.2	DPAK (TO-252) packing information	11
Rev	Revision history		



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved

DS12025 - Rev 3 page 15/15