


# N-channel 600 V, 0.115 Ω typ., 21 A MDmesh™ M6 Power MOSFET in a PowerFLAT™ 8x8 HV package

# 4 3 2 1



#### PowerFLAT™ 8x8 HV



NG1DS2PS34D5Z

Product status link
STL33N60M6

Product summary			
Order code STL33N60M6			
Marking 33N60M6			
Package PowerFLAT™ 8x8 HV			
Packing	Tape and reel		

#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STL33N60M6	600 V	137 mΩ	21 A

- Reduced switching losses
- $\bullet \quad \text{Lower $R_{DS(on)}$ per area vs previous generation} \\$
- · Low gate input resistance
- 100% avalanche tested
- Zener-protected

#### **Applications**

- · Switching applications
- · LLC converters
- · Boost PFC converters

#### **Description**

The new MDmesh  $^{\text{TM}}$  M6 technology incorporates the most recent advancements to the well-known and consolidated MDmesh family of SJ MOSFETs. STMicroelectronics builds on the previous generation of MDmesh devices through its new M6 technology, which combines excellent  $R_{DS(on)}$  per area improvement with one of the most effective switching behaviors available, as well as a user-friendly experience for maximum end-application efficiency.



# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	±25	V
I <sub>D</sub>	Drain current (continuous) at T <sub>case</sub> = 25 °C	21	_
טי	Drain current (continuous) at T <sub>case</sub> = 100 °C	13	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	78	Α
P <sub>TOT</sub>	Total dissipation at T <sub>case</sub> = 25 °C	150	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	15	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/IIS
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C
T <sub>j</sub>	T <sub>j</sub> Operating junction temperature range		

- 1. Pulse width is limited by safe operating area.
- 2.  $I_{SD} \leq 21~A,~di/dt = 400~A/\mu s,~V_{DS} < V_{(BR)DSS},~V_{DD} = 400~V$
- 3.  $V_{DS} \le 480 \text{ V}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	0.83	°C/W
R <sub>thj-pcb</sub> (1)	Thermal resistance junction-pcb	45	°C/W

1. When mounted on FR-4 board of inch², 2oz Cu.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or non-repetitive (pulse width limited by T <sub>Jmax</sub> )	4	А
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	500	mJ

DS12638 - Rev 3 page 2/15



# 2 Electrical characteristics

 $(T_{case} = 25 \, ^{\circ}C \text{ unless otherwise specified}).$ 

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA	600			V
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 600 V			1	
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{case} = 125 \text{ °C}^{(1)}$			100	μΑ
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±25 V			±5	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_{D} = 250 \mu A$	3.25	4	4.75	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10.5 A		0.115	0.137	Ω

<sup>1.</sup> Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	1515	-	
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	128	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	4.2	-	
Coss eq. (1)	Equivalent output capacitance	V <sub>DS</sub> = 0 to 480 V, V <sub>GS</sub> = 0 V	-	269	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	1.5	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 25 A,	-	33.4	-	
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	7.2	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 14. Test circuit for gate charge behavior)	-	16.3	-	

<sup>1.</sup>  $C_{\text{oss eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{\text{oss}}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 300 V, I <sub>D</sub> = 12.5 A,	-	19.5	-	
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	33	-	no
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13. Switching times test circuit for resistive load and Figure	-	38.5	-	ns
t <sub>f</sub>	Fall time	18. Switching time waveform)	-	7.5	-	

DS12638 - Rev 3 page 3/15



Table 7. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		21	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		78	Α
V <sub>SD</sub> (2)	Forward on voltage	I <sub>SD</sub> = 21 A, V <sub>GS</sub> = 0 V	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 25 A, di/dt = 100 A/μs,	-	265		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V	-	3.07		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	23.2		Α
t <sub>rr</sub>	Reverse recovery time	$I_{SD}$ = 25 A, di/dt = 100 A/ $\mu$ s, $V_{DD}$ = 60 V,	-	374		ns
Q <sub>rr</sub>	Reverse recovery charge	T <sub>j</sub> = 150 °C	-	5.78		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	30.9		Α

<sup>1.</sup> Pulse width is limited by safe operating area.

<sup>2.</sup> Pulsed: pulse duration = 300 μs, duty cycle 1.5%



#### 2.1 Electrical characteristics (curves)









Figure 3. Output characteristics GIPG150620181232OCH I<sub>D</sub> (A) V<sub>GS</sub> = 9, 10 V 70 V<sub>GS</sub> =8 V 60 50  $V_{GS} = 7 V$ 40 30 20 V<sub>GS</sub> =6 V 10 V<sub>GS</sub> =5 V 12 16  $\overrightarrow{V}_{DS}(V)$ 







DS12638 - Rev 3 page 5/15





Figure 7. Capacitance variations C (pF) GIPG150620181232CVR 10 4 Ciss 10<sup>3</sup> 10<sup>2</sup> Coss f = 1 MHz 10 ¹ C<sub>RSS</sub> 10 0  $\vec{V}_{DS}(V)$ 10 ¹ 10 <sup>2</sup> 10 -1 10 º


Figure 8. Normalized gate threshold voltage vs temperature  $V_{GS(th)}$  (norm.) GIPG150620181230VTH  $I_D = 250 \, \mu A$ 1.1 1.0 0.9 8.0 0.7 0.6 -75 -25 25 75 125 T

(°C)

Figure 9. Normalized on-resistance vs temperature  $R_{DS(on)}$  (norm.)  $V_{GS} = 10 \text{ V}$   $V_{GS} = 10 \text$ 







DS12638 - Rev 3 page 6/15



# 3 Test circuits

Figure 13. Switching times test circuit for resistive load




Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped inductive load test circuit

Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS12638 - Rev 3 page 7/15



# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.


DS12638 - Rev 3 page 8/15



# 4.1 PowerFLAT™ 8x8 HV package information

Figure 19. PowerFLAT™ 8x8 HV package outline

BOTTOM VIEW



8222871\_Rev\_4


DS12638 - Rev 3 page 9/15



Table 8. PowerFLAT™ 8x8 HV mechanical data

Dof		Dimensions (in mm)	
Ref.	Min.	Тур.	Max.
Α	0.75	0.85	0.95
A1	0.00		0.05
A3	0.10	0.20	0.30
b	0.90	1.00	1.10
D	7.90	8.00	8.10
E	7.90	8.00	8.10
D2	7.10	7.20	7.30
E1	2.65	2.75	2.85
E2	4.25	4.35	4.45
е	2.00 BSC		
L	0.40	0.50	0.60

Figure 20. PowerFLAT™ 8x8 HV footprint




 $8222871\_REV\_4\_footprint$ 

Note: All dimensions are in millimeters.



# 4.2 PowerFLAT™ 8x8 HV packing information

Figure 21. PowerFLAT™ 8x8 HV tape






Note: Base and Bulk quantity 3000 pcs

8229819\_Tape\_revA

Note: All dimensions are in millimeters.

Figure 22. PowerFLAT™ 8x8 HV package orientation in carrier tape



DS12638 - Rev 3 page 11/15



2.0 PSTAIL C

SEE DETAIL C

SEE DETAIL C

Figure 23. PowerFLAT™ 8x8 HV reel

8229819\_Reel\_revA

Note: All dimensions are in millimeters.

DS12638 - Rev 3 page 12/15



# **Revision history**

Table 9. Document revision history

Date	Version	Changes
02-Jul-2018	1	Initial release.
18-Jul-2018 2	2	Modified Section 3 Test circuits.
10 001 2010		Minor text changes.
02-Aug-2018	3	Updated features in cover page.





# **Contents**

1	Elec	trical ratingstin	2
2	Electrical characteristics		3
		Electrical characteristics (curves)	
3		circuits	
4 Package information		8	
	4.1	PowerFLAT™ 8x8 HV package information	8
	4.2	PowerFLAT™ 8x8 HV packing information	10
Rev	Revision history		



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS12638 - Rev 3 page 15/15