





Automotive N-channel 40 V, 1.35 mΩ typ., 120 A, STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package



PowerFLAT™ 5x6



Features

Order code	V _{DS}	R _{DS(on)} max.	l _D
STL210N4LF7AG	40 V	1.6 mΩ	120 A

- AEC-Q101 qualified
- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- · High avalanche ruggedness
- · Wettable flank package

Applications

· Switching applications

Description

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



Product status link

Product summary				
Order code	STL210N4LF7AG			
Marking	210N4LF7			
Package	PowerFLAT™ 5x6			
Packing	Tape and reel			

STL210N4LF7AG



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	40	V
V _{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	120	Α
ID.	Drain current (continuous) at T _c = 100 °C	120	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	480	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	150	W
I _{AV}	Avalanche current, repetitive or not repetitive (pulse width limited by maximum junction temperature)	30	Α
E _{AS}	Single pulse avalanche energy $(T_j = 25 ^{\circ}\text{C}, I_{AV} = 30 \text{A}, V_{DD} = 25 \text{V}, R_g \text{min= 47 Ohm})$	450	mJ
Tj	Operating junction temperature range		°C
T _{stg}	Storage temperature range	-55 to 175	C

^{1.} This value is limited by package.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	31.3	°C/W

1. When mounted on an FR-4 board of 1 inch², 2oz Cu, t < 10s

DS12887 - Rev 3 page 2/16

^{2.} Pulse width limited by safe operating area.



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 250 μA, V _{GS} = 0 V	40			V
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 40 V			10	μA
I _{GSS}	Gate-body leakage current	V _{GS} = ±20 V, V _{DS} = 0 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu\text{A}$	1		2.5	V
D	Chatia duain assuras an assistance	V _{GS} = 10 V, I _D = 30 A		1.35	1.6	0
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 4.5 V, I _D = 30 A		2	2.5	mΩ

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V 25 V f - 1 MHz	-	4210	-	pF
C _{oss}	Output capacitance	$V_{DS} = 25 \text{ V, } f = 1 \text{ MHz,}$ $V_{GS} = 0 \text{ V}$ $V_{DD} = 20 \text{ V, } I_{D} = 120 \text{ A,}$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	1165	-	pF
C _{rss}	Reverse transfer capacitance		-	60	-	pF
Qg	Total gate charge		-	56	-	nC
Q _{gs}	Gate-source charge		-	16	-	nC
Q _{gd}	Gate-drain charge	(see Figure 13. Test circuit for gate charge behavior)	-	7	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 20 V, I _D = 60 A,	-	15	-	ns
t _r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	5.4	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 12. Test circuit for resistive load switching times and	-	42	-	ns
t _f	Fall time	Figure 17. Switching time waveform)	-	22	-	ns

DS12887 - Rev 3 page 3/16



Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current				120	Α
V _{SD} ⁽¹⁾	Source-drain voltage	I _{SD} = 120 A, V _{GS} = 0 V	-		1.3	V
t _{rr}	Reverse recovery time	I _{SD} = 120 A, di/dt = 100 A/μs	-	46		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 32 V	-	34		nC
I _{RRM}	Reverse recovery current	(see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	1.5		Α


^{1.} Pulsed: pulse duration = 300 μs, duty cycle 1.5%


DS12887 - Rev 3 page 4/16





2.1 Electrical characteristics (curves)











DS12887 - Rev 3 page 5/16



Figure 7. Typical capacitance characteristics




Figure 8. Normalized gate threshold voltage vs temperature




Figure 9. Normalized on-resistance vs temperature




Figure 10. Normalized $V_{(BR)DSS}$ vs temperature





Figure 11. Typical reverse diode forward characteristics



DS12887 - Rev 3 page 6/16



3 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior




Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS12887 - Rev 3 page 7/16



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

DS12887 - Rev 3 page 8/16



4.1 PowerFLAT™ 5x6 WF type C package information

Figure 18. PowerFLAT™ 5x6 WF type C package outline



8231817_WF_typeC_r20

DS12887 - Rev 3 page 9/16



Table 7. PowerFLAT™ 5x6 WF type C mechanical data

Dim.		mm	
DIM.	Min.	Тур.	Max.
A	0.80		1.00
A1	0.00		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
Е	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
K	1.05		1.35
L	0.90	1.00	1.10
L1	0.175	0.275	0.375
θ	0°		12°

DS12887 - Rev 3 page 10/16

8231817_FOOTPRINT_rev20



0.65 (x4)

Figure 19. PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)

- 3.81-


DS12887 - Rev 3 page 11/16

Downloaded from Arrow.com.



4.2 PowerFLAT™ 5x6 WF packing information

Figure 20. PowerFLAT™ 5x6 WF tape (dimensions are in mm)




- Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is \pm 0.20 .
- (III) Measured from centreline of sprocket hole to centreline of pocket.

Base and bulk qua ntity 3000 pcs

8234350_TapeWF_rev_C

Figure 21. PowerFLAT™ 5x6 package orientation in carrier tape



DS12887 - Rev 3 page 12/16



PRIT NO.

RELID

OCERETALL

8234350_Reel_rev_C

Figure 22. PowerFLAT™ 5x6 reel (dimensions are in mm)

DS12887 - Rev 3 page 13/16



Revision history

Table 8. Document revision history

Date	Version	Changes
16-Jan-2019	1	First release
07-Mar-2019	2	Modified <i>Table 3. On/off states</i> . Minor text changes.
02-Dec-2019	3	Updated Section 1 Electrical ratings and Section 2 Electrical characteristics. Added Section 2.1 Electrical characteristics (curves).

DS12887 - Rev 3 page 14/16





Contents

1	Elec	trical ratings	2
2		trical characteristics	
		Electrical characteristics (curves)	
3	Test	circuits	7
4	Pacl	kage information	8
	4.1	PowerFLAT™ 5x6 WF type C package information	8
	4.2	PowerFLAT™ 5x6 WF packing information	12
Rev	vision	history	14



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS12887 - Rev 3 page 16/16