

STI270N4F3

Automotive-grade N-channel 40 V, 2.1 mΩ typ., 120 A STripFET™ F3 Power MOSFET in an I²PAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD	Ртот
STI270N4F3	40 V	2.6 mΩ	120 A	330 W



- AEC-Q101 qualified
- Ultra low on-resistance
- 100% avalanche tested

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using STripFET™ F3 technology. It is designed to minimize on-resistance and gate charge to provide superior switching performance.

Table 1: Device summary

Order code	Marking	Package	Packing
STI270N4F3	270N4F3	I ² PAK	Tube

March 2017 DocID030380 Rev 1 1/12

Contents STI270N4F3

Contents

1	Electric	cal ratings	3
		cal characteristics	
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e information	g
	4.1	I ² PAK package information	9
5	Revisio	n history	11



STI270N4F3 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	40	V
V _{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	120	Α
I _D ⁽¹⁾	Drain current (continuous) at T _c = 100 °C	120	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	480	Α
Ртот	Total dissipation at T _C = 25 °C	330	W
dv/dt (3)	Peak diode recovery voltage slope	3.5	V/ns
E _{AS} ⁽⁴⁾	Single pulse avalanche energy	1	J
Tj	Operating junction temperature range	FF to 17F	°C
T _{stg}	Storage temperature range		

Notes:

Table 3: Thermal resitance

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	0.45	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

⁽¹⁾ Current limited by package.

⁽²⁾ Pulse width limited by safe operating area.

 $^{^{(3)}}I_{SD} \leq 120$ A, di/dt ≤ 200 A/µs, V_{DD} $\leq V_{(BR)DSS}, \, T_j \leq T_{JMAX}$

 $^{^{(4)}}$ Starting T_J= 25 °C, I_D= 80 A, V_{DD}= 32 V.

Electrical characteristics STI270N4F3

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: On/Off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	40			V
	Zero gate voltage	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V},$			10	μΑ
IDSS	drain current	$V_{DS} = 40 \text{ V}, T_j = 125 \text{ °C} ^{(1)}$			100	μΑ
Igss	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±20 V			±200	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2		4	V
R _{DS(on)}	Static drain-source on- resistance	V _G S = 10 V, I _D = 80 A		2.1	2.6	mΩ

Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
gfs ⁽¹⁾	Forward transconductance	$V_{DS} = 15 \text{ V}, I_{D} = 80 \text{ A}$	-	200	-	S
C _{iss}	Input capacitance		-	7400	-	
Coss	Output capacitance	$V_{DS} = 25 \text{ V, } f = 1 \text{ MHz,}$	-	1800	-	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	47	-	ρ,
Qg	Total gate charge	$V_{DD} = 20 \text{ V}, I_D = 160 \text{ A},$	-	110	150	
Qgs	Gate-source charge	$V_{GS} = 0$ to 10 V	-	27	-	nC
Q_{gd}	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	25	-	

Notes:

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 20 \text{ V}, I_D = 80 \text{ A},$	•	22	-	
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13: "Test circuit	-	180	-	
t _{d(off)}	Turn-off delay time	for resistive load switching	-	110	-	ns
t _f	Fall time	times" and Figure 18: "Switching time waveform")	-	45	1	

 $^{^{(1)}}$ Defined by design, not subject to production test.

 $^{^{(1)}\}mbox{Pulsed:}$ pulse duration=300 μ s, duty cycle 1.5%.

STI270N4F3 Electrical characteristics

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isp	Source-drain current		-		120	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		480	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{DS} = 80 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 160 A, di/dt = 100 A/μs	-	70		ns
Qrr	Reverse recovery charge	$V_{DD} = 32 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 15: "Test circuit	-	225		nC
I _{RRM}	Reverse recovery current	for inductive load switching and diode recovery times")	-	3.2		Α

Notes:



⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5 %

2.1 Electrical characteristics (curves)

Figure 2: Safe operating area

HV29660

Tj=175'C

Tc=25'C

Single pulse

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'

100'


100'


100'


10°

10¹

⁶⁸10² V_{DS} (V)







DocID030380 Rev 1

6/12

STI270N4F3 Electrical characteristics

Figure 8: Gate charge vs gate-source voltage

Vcs(V)

VDD=20V

ID=160A

12

9

6

3

50


0


100

150 Qg(nC)

Figure 9: Capacitance variation HV29710 C(pF) f=1MHz $v_{\text{GS}} {=} ov$ 20000 15000 10000 Ciss 5000 0 10 20 30 40 Vos(V)

Figure 10: Normalized gate threshold voltage vs temperature HV29720 VGS(th) VDS= VGS (norm) In=250µA 1.2 1.0 0.8 0.6 0.4 150 √√℃) -50 0 100







DocID030380 Rev 1

7/12

Test circuits STI270N4F3

3 Test circuits

Figure 13: Test circuit for resistive load switching times







Figure 15: Test circuit for inductive load switching and diode recovery times







8/12 DocID030380 Rev 1

STI270N4F3 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 I²PAK package information




Figure 19: I²PAK package outline

Table 8: I²PAK package mechanical data

Dim			
Dim.	Min.	Тур.	Max.
А	4.40	-	4.60
A1	2.40	-	2.72
b	0.61	-	0.88
b1	1.14	-	1.70
С	0.49	-	0.70
c2	1.23	-	1.32
D	8.95	-	9.35
е	2.40	-	2.70
e1	4.95	-	5.15
E	10	-	10.40
L	13	-	14
L1	3.50	-	3.93
L2	1.27	-	1.40

STI270N4F3 Revision history

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
01-Mar-2017	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

