

STD9HN65M2

N-channel 650 V, 0.71 Ω typ., 5.5 A MDmesh™ M2 Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD
STD9HN65M2	650 V	0.82 Ω	5.5 A

- Extremely low gate charge
- Excellent output capacitance (C_{OSS}) profile
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STD9HN65M2	9HN65M2	DPAK	Tape and reel

Contents STD9HN65M2

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK (TO-252) package information	9
	4.2	DPAK (TO-252) packing information	12
5	Revisio	n history	14

Downloaded from Arrow.com.

STD9HN65M2 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _G s	Gate-source voltage	± 25	V
I_D	Drain current (continuous) at T _C = 25 °C	5.5	Α
ID	Drain current (continuous) at T _C = 100 °C	3.5	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	22	Α
P _{TOT}	Total dissipation at T _C = 25 °C	60	W
dv/dt (2)	Peak diode recovery voltage slope	15	V/ns
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns
T _{stg}	Storage temperature	- 55 to 150	°C
Tj	Max. operating junction temperature	150	C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max.	2.08	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb max.	50	°C/W

Notes:

Table 4: Avalanche characteristics

Symbol	Parameter		Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	1.0	A
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	105	mJ

 $[\]ensuremath{^{(1)}}\mbox{Pulse}$ width limited by safe operating area.

 $^{^{(2)}}$ $I_{SD} \leq 5.5$ A, di/dt ≤ 400 A/µs; $V_{DS\;peak} < V_{(BR)DSS}, \, V_{DD} = 80\% \; V_{(BR)DSS}$

 $^{^{(3)}}$ V_{DS} ≤ 520 V

⁽¹⁾When mounted on a 1-inch² FR-4, 2 oz Cu board.

Electrical characteristics STD9HN65M2

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified).

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			V
Zana mata walta na dinain		$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}$			1	μΑ
Ince	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 650 V, T _C = 125 °C			100	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2	3	4	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 2.5 A		0.71	0.82	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	325	-	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V		16	-	pF
Crss	Reverse transfer capacitance			0.85	-	pF
Coss eq. (1)	Equivalent output capacitance	V _{DS} = 0 V to 520 V, V _{GS} = 0 V	-	109	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain		5.6	-	Ω
Q_g	Total gate charge	V _{DD} = 520 V, I _D = 5 A, V _{GS} = 10 V (see Figure 15: "Test circuit for gate charge behavior")		11.5	-	nC
Qgs	Gate-source charge			2.5	-	nC
Q_{gd}	Gate-drain charge			5	-	nC

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 325 V, I _D = 2.5 A R _G = 4.7 Ω, V _{GS} = 10 V (see Figure 14: "Test circuit for resistive load switching times" and Figure 19: "Switching time waveform")	ı	7.5	ı	ns
t _r	Rise time		-	4.6	•	ns
t _{d(off)}	Turn-off- delay time		-	24	1	ns
t _f	Fall time		-	14.5	-	ns

DocID027601 Rev 3

4/15

 $^{^{(1)}}$ C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

Table 8: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isp	Source-drain current		-		5.5	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		22	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 5 A	-		1.6	V
trr	Reverse recovery time		-	268		ns
Qrr	Reverse recovery charge	I _{SD} = 5 A, di/dt = 100 A/µs, V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load switching		1.7		μC
I _{RRM}	Reverse recovery current	and diode recovery times")	-	12.5		Α
t _{rr}	Reverse recovery time	I _{SD} = 5 A, di/dt = 100 A/µs,	-	408		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 ^{\circ}\text{C} \text{ (see}$ Figure 16: "Test circuit for	-	2.6		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	13		Α


Notes:

⁽¹⁾Pulse width is limited by safe operating area.

 $^{^{(2)}\}text{Pulse}$ test: pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%.

2.1 Electrical characteristics (curves)








Figure 6: Normalized gate threshold voltage vs. temperature

VGS(th) GIPD180920141442FSF

(norm) 1.1

1.0

0.9

0.8

0.7

0.6

-75


-25

25

75


125

Tj(°C)



6/15 DocID027601 Rev 3

STD9HN65M2 Electrical characteristics









Figure 10: Gate charge vs. gate-source voltage GIPG050320151337ALS 600 V_{DS} 10 500 8 V_{DD} = 520 V 400 $I_D = 5 A$ 300 200 100 __0 Qg (nC) 12







Test circuits STD9HN65M2

3 Test circuits

Figure 14: Test circuit for resistive load switching times

RL 2200 3.3 mF VDD

PW AM01468v1

Figure 15: Test circuit for gate charge behavior

VDD


12V 47kW 100nF 1kW


Vi=20V=VGMAX 2200 2.7kW VG


AM01469v1

Figure 16: Test circuit for inductive load switching and diode recovery times

AM01470v1







57

8/15 DocID027601 Rev 3

STD9HN65M2 Package information

Package information 4

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DPAK (TO-252) package information 4.1

THERMAL PAD <u>c</u>2 b(2x)R SEATING PLANE (L1) GAUGE PLANE 0,25 0068772_A_20

Figure 20: DPAK (TO-252) type A package outline

577

Table 9: DPAK (TO-252) type A mechanical data

Table 9: DPAK (10-252) type A mechanical data					
Dim.		mm			
Dilli.	Min.	Тур.	Max.		
А	2.20		2.40		
A1	0.90		1.10		
A2	0.03		0.23		
b	0.64		0.90		
b4	5.20		5.40		
С	0.45		0.60		
c2	0.48		0.60		
D	6.00		6.20		
D1	4.95	5.10	5.25		
Е	6.40		6.60		
E1	4.60	4.70	4.80		
е	2.16	2.28	2.40		
e1	4.40		4.60		
Н	9.35		10.10		
L	1.00		1.50		
(L1)	2.60	2.80	3.00		
L2	0.65	0.80	0.95		
L4	0.60		1.00		
R		0.20			
V2	0°		8°		


STD9HN65M2 Package information

Figure 21: DPAK (TO-252) recommended footprint (dimensions are in mm)



4.2 DPAK (TO-252) packing information

Figure 22: DPAK (TO-252) tape outline



A 40mm min. access hole at slot location

Tape slot in core for tape start 2.5mm min.width

AM06038v1

Figure 23: DPAK (TO-252) reel outline

Table 10: DPAK (TO-252) tape and reel mechanical data

Таре				Reel		
Dim.	mm		Dim	mm		
Dim.	Min.	Max.	Dim.	Min.	Max.	
A0	6.8	7	А		330	
В0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
Е	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1	Bas	e qty.	2500	
P1	7.9	8.1	Bul	k qty.	2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				

Revision history STD9HN65M2

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
10-Mar-2015	1	Initial release.
23-Apr-2015	2	Document status promoted to 'Production data'.
05-Oct-2015	3	Updated V _{DS} parameter in the table of features in cover page and package information.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

