

STB28N65M2, STF28N65M2, STP28N65M2, STW28N65M2

N-channel 650 V, 0.15 Ω typ., 20 A MDmesh™ M2 Power MOSFETs in D²PAK, TO-220FP, TO-220 and TO-247 packages

Datasheet - preliminary data





Figure 1. Internal schematic diagram



Features

Order codes	V _{DS}	R _{DS(on)} max	I _D
STB28N65M2			
STF28N65M2	650 V	0.18 Ω	20 A
STP28N65M2	030 V	0.10 12	20 A
STW28N65M2			

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected

Applications

· Switching applications

Description

These devices are N-channel Power MOSFETs developed using MDmesh™ M2 technology. Thanks to their strip layout and improved vertical structure, the devices exhibit low on-resistance and optimized switching characteristics, rendering them suitable for the most demanding high efficiency converters.

Table 1. Device summary

Order codes	Marking	Package	Packaging
STB28N65M2	28N65M2 -	D ² PAK	Tape and reel
STF28N65M2		TO-220FP	
STP28N65M2		TO-220	Tube
STW28N65M2		TO-247	

December 2014 DocID027256 Rev 1 1/22

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	9
4	Package mechanical data1	0
	4.1 D²PAK, STB28N65M2	C
	4.2 TO-220FP, STF28N65M2	3
	4.3 TO-220, STP28N65M2	5
	4.4 TO-247, STW28N65M2	7
5	Packing mechanical data1	9
6	Revision history	<u>'</u> 1



1 Electrical ratings

Table 2. Absolute maximum ratings

		Value			
Symbol	Parameter	D ² PAK, TO-220, TO-247	TO-220FP	Unit	
V_{GS}	Gate-source voltage	± 25		V	
I _D	Drain current (continuous) at T _C = 25 °C	20	20 ⁽¹⁾	Α	
I _D	Drain current (continuous) at T _C = 100 °C	13	13 ⁽¹⁾	Α	
I _{DM} ⁽²⁾	Drain current (pulsed)	80		Α	
P _{TOT}	Total dissipation at T _C = 25 °C	170	30	W	
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; T _C = 25 °C)		2500	V	
dv/dt (3)	Peak diode recovery voltage slope	15		V/ns	
dv/dt ⁽⁴⁾	MOSFET dv/dt ruggedness	50		V/115	
T _{stg}	Storage temperature	- 55 to 150		°C	
T _j	Max. operating junction temperature	150		°C	

- 1. Current limited by package.
- 2. Pulse width limited by safe operating area.
- 3. $I_{SD} \leq$ 20 A, di/dt \leq 400 A/ μ s; $V_{DS peak} < V_{(BR)DSS}$, V_{DD} =520 V
- 4. $V_{DS} \le 520 \text{ V}$

Table 3. Thermal data

Symbol	Symbol Parameter D ² PA		Value				
Symbol			TO-220FP	TO-220	TO-247	Unit	
R _{thj-case}	Thermal resistance junction-case max	0.74	4.17	0.74		°C/W	
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb max	30				°C/W	
R _{thj-amb}	Thermal resistance junction-ambient max		62	62.5 50		°C/W	

^{1.} When mounted on 1 inch² FR-4, 2 Oz copper board

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit		
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax})	2.4	А		
E _{AS}	Single pulse avalanche energy (starting T _i = 25°C, I _D = I _{AR} ; V _{DD} = 50 V)	760	mJ		



DocID027256 Rev 1

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 5. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0, I _D = 1 mA	650			V
	Zero gate voltage	$V_{GS} = 0, V_{DS} = 650 \text{ V}$			1	μΑ
I _{DSS} drain current		$V_{GS} = 0$, $V_{DS} = 650 \text{ V}$ $T_C = 125 \text{ °C}$			100	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0, V_{GS} = \pm 25 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2	3	4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 10 A		0.15	0.18	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	1440	-	pF
C _{oss}	Output capacitance	$V_{DS} = 100 \text{ V, f} = 1 \text{ MHz,}$	-	60	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0$	-	2	-	pF
Coss eq ⁽¹⁾	Equivalent output capacitance	$V_{GS} = 0$, $V_{DS} = 0$ to 520 V	-	307	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	4.9	-	Ω
Qg	Total gate charge	V _{DD} = 520 V, I _D = 20 A,	ı	35	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	6	-	nC
Q _{gd}	Gate-drain charge	(see Figure 19)	-	15	-	nC

Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time		-	13.4	-	ns
t _r	Rise time	$V_{DD} = 325 \text{ V}, I_D = 10 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	10	-	ns
t _{d(off)}	Turn-off delay time	$\kappa_{G} = 4.7 \Omega_{S}, \kappa_{GS} = 10 V$ (see <i>Figure 18</i> and <i>Figure 23</i>)	-	59	-	ns
t _f	Fall time	,	-	8.8	-	ns

4/22 DocID027256 Rev 1



Table 8. Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		20	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		80	Α
V _{SD} (2)	Forward on voltage	$V_{GS} = 0$, $I_{SD} = 20$ A	-		1.6	V
t _{rr}	Reverse recovery time		-	384		ns
Q _{rr}	Reverse recovery charge	I _{SD} = 20 A, di/dt = 100 A/μs V _{DD} = 60 V (see <i>Figure 20</i>)	-	5.7		μC
I _{RRM}	Reverse recovery current	100 = 33 1 (333 1 igal 2 23)	-	30		Α
t _{rr}	Reverse recovery time	I _{SD} = 20 A, di/dt = 100 A/μs	-	544		ns
Q _{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 ^{\circ}\text{C}$	-	8.2		μC
I _{RRM}	Reverse recovery current	(see Figure 20)	-	30.5		Α


^{1.} Pulse width limited by safe operating area.





^{2.} Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%


2.1 Electrical characteristics (curves)





















Figure 10. Normalized gate threshold voltage vs. temperature GIPD180920141442FSR VGS(th) (norm) $ID = 250 \mu A$ 1.0 0.9 0.8 0.7 0.6 -75


75


125

Tj(°C)


-25










DocID027256 Rev 1














3 Test circuits













4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

4.1 D²PAK, STB28N65M2





Table 9. D²PAK mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
С	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
E	10		10.40
E1	8.50	8.70	8.90
E2	6.85	7.05	7.25
е		2.54	
e1	4.88		5.28
Н	15		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.4	
V2	0°		8°

Figure 25. D²PAK footprint ^(a)



a. All dimensions are in millimeters

4.2 TO-220FP, STF28N65M2




Figure 26. TO-220FP drawing

57/

DocID027256 Rev 1

Table 10. TO-220FP mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.4		4.6
В	2.5		2.7
D	2.5		2.75
Е	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Ø	3		3.2

4.3 TO-220, STP28N65M2




Figure 27. TO-220 type A drawing




Table 11. TO-220 type A mechanical data

Dim.	mm				
	Min.	Тур.	Max.		
А	4.40		4.60		
b	0.61		0.88		
b1	1.14		1.70		
С	0.48		0.70		
D	15.25		15.75		
D1		1.27			
Е	10		10.40		
е	2.40		2.70		
e1	4.95		5.15		
F	1.23		1.32		
H1	6.20		6.60		
J1	2.40		2.72		
L	13		14		
L1	3.50		3.93		
L20		16.40			
L30		28.90			
ØP	3.75		3.85		
Q	2.65		2.95		

4.4 TO-247, STW28N65M2

HEAT-SINK PLANE

A

BACK VIEW

0075325, H

Figure 28. TO-247 drawing

Table 12. TO-247 mechanical data

Dim.	mm.			
	Min.	Тур.	Max.	
А	4.85		5.15	
A1	2.20		2.60	
b	1.0		1.40	
b1	2.0		2.40	
b2	3.0		3.40	
С	0.40		0.80	
D	19.85		20.15	
E	15.45		15.75	
е	5.30	5.45	5.60	
L	14.20		14.80	
L1	3.70		4.30	
L2		18.50		
ØP	3.55		3.65	
ØR	4.50		5.50	
S	5.30	5.50	5.70	



5 Packing mechanical data

10 pitches cumulative tolerance on tape +/- 0.2 mm
Top cover tape

For machine ref. only including draft and radii concentric around B0

Userdirection of feed

Bending radius

AM08852v1

Figure 29. Tape for D²PAK




Figure 30. Reel for D²PAK

Table 13. D²PAK tape and reel mechanical data

Таре				Reel		
Dim.	n	nm	Dim.	mm		
	Min.	Max.	— Dilli.	Min.	Max.	
A0	10.5	10.7	А		330	
В0	15.7	15.9	В	1.5		
D	1.5	1.6	С	12.8	13.2	
D1	1.59	1.61	D	20.2		
Е	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	N	100		
K0	4.8	5.0	Т		30.4	
P0	3.9	4.1				
P1	11.9	12.1		Base qty 1000		
P2	1.9	2.1		Bulk qty 1000		
R	50					
Т	0.25	0.35				
W	23.7	24.3				

20/22 DocID027256 Rev 1

6 Revision history

Table 14. Document revision history

Date	Revision	Changes
09-Dec-2014	1	First release.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics - All rights reserved

22/22 DocID027256 Rev 1