# N-Channel Power MOSFET 500 V, 1.5 $\Omega$

#### Features

- Low ON Resistance
- Low Gate Charge
- ESD Diode-Protected Gate
- 100% Avalanche Tested
- 100% Rg Tested
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant



#### **ON Semiconductor®**

#### www.onsemi.com

V <sub>DSS</sub>	R <sub>DS(on)</sub> (MAX) @ 2.2 A
500 V	1.5 Ω


#### **ABSOLUTE MAXIMUM RATINGS** (T<sub>C</sub> = 25°C unless otherwise noted)


Rating	Symbol	NDF	NDD	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	500		V
Continuous Drain Current $R_{\theta JC}$	I <sub>D</sub>	5.5 (Note 1)	4.7	A
Continuous Drain Current $R_{\theta JC}$ , $T_A = 100^{\circ}C$	I <sub>D</sub>	3.5 (Note 1)	3	A
Pulsed Drain Current, $V_{GS}$ @ 10 V	I <sub>DM</sub>	20	19	А
Power Dissipation $R_{\theta JC}$	PD	30	83	W
Gate-to-Source Voltage	V <sub>GS</sub>	±30		V
Single Pulse Avalanche Energy, $I_D = 5.0 A$	E <sub>AS</sub>	130	)	mJ
ESD (HBM) (JESD22-A114)	V <sub>esd</sub>	3000		V
RMS Isolation Voltage (t = 0.3 sec., R.H. $\leq$ 30%, T <sub>A</sub> = 25°C) (Figure 17)	V <sub>ISO</sub>	4500		V
Peak Diode Recovery (Note 2)	dV/dt	4.5	-	V/ns
MOSFET dV/dt	dV/dt	60		V/ns
Continuous Source Current (Body Diode)	IS	5		A
Maximum Temperature for Soldering Leads	ΤL	260	)	°C
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 to	150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Limited by maximum junction temperature

2.  $I_S = 4.4$  Å, di/dt  $\leq 100$  Å/µs,  $V_{DD} \leq BV_{DSS}$ ,  $T_J = +150^{\circ}C$ 





#### **ORDERING AND MARKING INFORMATION**

See detailed ordering, marking and shipping information on page 7 of this data sheet.

#### THERMAL RESISTANCE

Parameter			Value	Unit
Junction-to-Case (Drain)	NDF05N50Z NDD05N50Z	$R_{\theta JC}$	4.2 1.5	°C/W
Junction-to-Ambient Steady State	(Note 3) NDF05N50Z (Note 4) NDD05N50Z (Note 3) NDD05N50Z-1	$R_{ heta JA}$	50 38 80	

3. Insertion mounted

4. Surface mounted on FR4 board using 1" sq. pad size, (Cu area = 1.127 in sq [2 oz] including traces).

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	BV <sub>DSS</sub>	$V_{GS} = 0 V, I_D = 1 mA$		500			V
Breakdown Voltage Temperature Co- efficient	$\Delta BV_{DSS}/\Delta T_{J}$	Reference to 25°C, $I_D = 1 \text{ mA}$			0.6		V/°C
Drain-to-Source Leakage Current	I <sub>DSS</sub>		25°C			1	μΑ
		$V_{DS}$ = 500 V, $V_{GS}$ = 0 V	150°C			50	
Gate-to-Source Forward Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ±20 V				±10	μΑ
ON CHARACTERISTICS (Note 5)							
Static Drain-to-Source On-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.2 A	A		1.25	1.5	Ω
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = 50 \ \mu M$	Ą	3.0	3.9	4.5	V
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 2.5 A			3.5		S
DYNAMIC CHARACTERISTICS							
Input Capacitance (Note 6)	C <sub>iss</sub>	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz		421	530	632	pF
Output Capacitance (Note 6)	C <sub>oss</sub>			50	68	80	1
Reverse Transfer Capacitance (Note 6)	C <sub>rss</sub>			8	15	25	
Total Gate Charge (Note 6)	Qg			9	18.5	28	nC
Gate-to-Source Charge (Note 6)	Q <sub>gs</sub>			2	4	6	1
Gate-to-Drain ("Miller") Charge (Note 6)	Q <sub>gd</sub>	$V_{DD}$ = 250 V, I <sub>D</sub> = 5 A, $V_{GS}$ = 10 V		5	10	15	
Plateau Voltage	V <sub>GP</sub>	F			6.5		V
Gate Resistance	Rg			1.5	4.5	8	Ω
RESISTIVE SWITCHING CHARACTER	ISTICS						
Turn-On Delay Time	t <sub>d(on)</sub>				11		ns
Rise Time	t <sub>r</sub>	V <sub>DD</sub> = 250 V, I <sub>D</sub> = 5 A	,		15		1
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS} = 10 \text{ V}, \text{ R}_{G} = 5 \Omega$			24		1
Fall Time	t <sub>f</sub>	-			14		1


#### SOURCE-DRAIN DIODE CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Diode Forward Voltage	V <sub>SD</sub>	$I_{S} = 5 \text{ A}, V_{GS} = 0 \text{ V}$		1.6	V
Reverse Recovery Time	t <sub>rr</sub>	$V_{GS} = 0 V, V_{DD} = 30 V$	255		ns
Reverse Recovery Charge	Q <sub>rr</sub>	I <sub>S</sub> = 5 A, di/dt = 100 A/μs	1.25		μC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Pulse Width  $\leq$  380  $\mu$ s, Duty Cycle  $\leq$  2%. 6. Guaranteed by design.


#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**




#### **TYPICAL CHARACTERISTICS**





#### **TYPICAL CHARACTERISTICS**






Figure 17. Isolation Test Diagram

Measurement made between leads and heatsink with all leads shorted together.


\*For additional mounting information, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **ORDERING INFORMATION**

Order Number	Package	Shipping <sup>†</sup>
NDF05N50ZG	TO-220FP (Pb-Free, Halogen-Free)	50 Units / Rail
NDF05N50ZH	TO-220FP (Pb-Free, Halogen-Free)	50 Units / Rail
NDD05N50Z-1G	IPAK (Pb-Free, Halogen-Free)	75 Units / Rail
NDD05N50ZT4G	DPAK (Pb-Free, Halogen-Free)	2500 / Tape and Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### MARKING DIAGRAMS




A = Location Code

Υ

WW = Work Week

G, H = Pb-Free, Halogen-Free Package





DOCUMENT NUMBER:	98AON52577E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	DESCRIPTION: TO-220 FULLPACK, 3-LEAD PAGE 1 OF 1				
ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights or others.					

© Semiconductor Components Industries, LLC, 2019



IPAK CASE 369D-01 **ISSUE C** 

DATE 15 DEC 2010


STYLE 1: PIN 1. BASE

2. COLLECTOR

3. EMITTER 4. COLLECTOR

STYLE 5: PIN 1. GATE 2. ANODE 3. CATHODE

4. ANODE



STYLE 2: PIN 1. GATE

STYLE 6: PIN 1. MT1 2. MT2 3. GATE

4. MT2

DRAIN
 SOURCE

4. DRAIN

STYLE 3: PIN 1. ANODE


CATHODE
 ANODE

4. CATHODE

COLLECTOR

STYLE 7: PIN 1. GATE 2. COLLECTOR 3. EMITTER

4.



STYLE 4: PIN 1. CATHODE

ANODE
 GATE


4. ANODE

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	) BSC	2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
Κ	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
V	0.035	0.050	0.89	1.27
Ζ	0.155		3.93	

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

NOTES:

#### MARKING DIAGRAMS




xxxxxxxx = Device Code А = Assembly Location IL = Wafer Lot Y = Year WW = Work Week

DOCUMENT NUMBER:	98AON10528D	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	PTION: IPAK (DPAK INSERTION MOUNT) PAGE 1 OF 1				
ON Semiconductor and      are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

© Semiconductor Components Industries, LLC, 2019





SCALE 3:1  $\left(\frac{\text{mm}}{\text{inches}}\right)$ 

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### DOCUMENT NUMBER: 98AON13126D Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. DESCRIPTION: DPAK (SINGLE GAUGE) PAGE 1 OF 1 ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or cricuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

© Semiconductor Components Industries, LLC, 2019

rights of others

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

 $\Diamond$