STL5N80K5



N-channel 800 V, 1.50 Ω typ., 3 A MDmesh™ K5 Power MOSFET in a PowerFLAT™ 5x6 VHV package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD
STL5N80K5	V 008	1.75 Ω	3 A

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STL5N80K5	5N80K5	PowerFLAT™ 5x6 VHV	Tape and reel

April 2017 DocID028514 Rev 3 1/16

Contents STL5N80K5

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 VHV mechanical data	10
	4.2	PowerFLAT™ 5x6 packing information	13
5	Revisio	n history	15



STL5N80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _G s	Gate-source voltage	± 30	V	
I _D	Drain current (continuous) at T _C = 25 °C	3	Α	
I _D	Drain current (continuous) at T _C = 100 °C	1.8	Α	
I _D ⁽¹⁾	Drain current (pulsed)	12	Α	
P _{TOT}	Total dissipation at T _C = 25 °C	38		
dv/dt (2)	Peak diode recovery voltage slope	4.5	\	
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns	
Tj	Operating junction temperature range	FF to 150	°C	
T _{stg}	Storage temperature range	- 55 to 150		

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	3.3	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	59	°C/W

Notes

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lar	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax})	1.2	Α
E _{AS}	Single pulse avalanche energy (starting Tj = 25 °C, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	165	mJ

⁽¹⁾Pulse width limited by safe operating area.

 $^{^{(2)}}I_{SD} \leq 4$ A, di/dt =100 A/ μs ; VDs peak < V(BR)DSS, VDD =640 V.

 $^{^{(3)}}V_{DS} \le 640 \text{ V}.$

 $^{^{(1)}}$ When mounted on FR-4 board of 1 inch², 2 oz Cu

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 1 \text{ mA}$	800			V
	7	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I _{DSS} Zero gate voltage drain current		$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
Igss	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DD} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 2 A		1.50	1.75	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	177	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	15	-	pF
Crss	Reverse transfer capacitance		-	0.3	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V 0 V V 0 to 640 V	1	33	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 640 \text{ V}$	-	12	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz , I _D =0 A	-	16	-	Ω
Qg	Total gate charge	V _{DD} = 640 V, I _D = 4 A	-	5	-	nC
Qgs	Gate-source charge	V _{GS} = 0 to 10 V	-	1.7	-	nC
Q_{gd}	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	2.9	-	nC

Notes

⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}$ Co_(tr) is a constant capacitance value that gives the same charging time as Coss while V_{DS} is rising from 0 to 80% V_{DSS}.

 $^{^{(2)}}$ Co_(er) is a constant capacitance value that gives the same stored energy as Coss while V_{DS} is rising from 0 to 80% V_{DSS}.

Table 7: Switching times

Table 11 Children in Grand							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t _{d(on)}	Turn-on delay time	V_{DD} = 400 V, I_{D} = 2 A, R_{G} = 4.7 Ω	-	12.7	-	ns	
tr	Rise time	V _{GS} = 10 V	-	11.7	-	ns	
t _{d(off)}	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times"	-	23	-	ns	
t _f	Fall time	and Figure 19: "Switching time waveform")	-	14.8	-	ns	

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		3	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		12	А
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 3 A, V _{GS} = 0 V	-		1.5	V
trr	Reverse recovery time	I _{SD} = 4 A, di/dt = 100 A/μs,	-	265		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	1.59		μC
I _{RRM}	Reverse recovery current		-	12		А
trr	Reverse recovery time	I _{SD} = 4 A, di/dt = 100 A/µs,	-	386		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 16: "Test circuit for	-	2.18		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	11.3		А

Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	I _{GS} = ± 1 mA, I _D = 0 A	30	-	-	٧


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

Electrical characteristics (curves) 2.1









Figure 4: Output characteristics GIPG210420161528OCH (A)6 V_{GS} =10 V 5 V_{GS}=9 V 3 V_{GS}=8 V 2 V_{GS}=7 V V_{GS}=6 V 16 $\overline{V}_{DS}(V)$







DocID028514 Rev 3

Downloaded from Arrow.com.

6/16

STL5N80K5 Electrical characteristics

Figure 8: Capacitance variations C (pF) GIPG210420161526CVR 10^{3} C_{ISS} 10^{2} 10¹ Coss C_{RSS} f = 1 MHz 10⁰ 10⁻¹ $\overline{V}_{DS}(V)$ 10⁻¹ 10° 10¹ 10^{2}

Figure 9: Normalized gate threshold voltage vs temperature $V_{GS(th)}$ (norm.)

1.2 $I_D = 100 \ \mu A$ 1.0

0.8


0.6


0.4


0.2

-75
-25
25
75
125 T_j (°C)

Figure 10: Normalized on-resistance vs temperature R_{DS(on)} (norm.) GIPG210420161531RON 2.6 V_{GS} = 10 V 2.2 1.8 1.4 1.0 0.6 0.2 -75 25 75 125 -25 T_j (°C)












Test circuits STL5N80K5

3 Test circuits







577

8/16 DocID028514 Rev 3

STL5N80K5 Package information

4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



Package information STL5N80K5

4.1 PowerFLAT™ 5x6 VHV mechanical data

Figure 20: PowerFLAT™ 5x6 VHV package outline






STL5N80K5 Package information

Table 10: PowerFLAT™ 5x6 VHV package mechanical data

Dim	mm				
Dim.	Min.	Тур.	Max.		
Α	0.80		1.00		
A1	0.02		0.05		
A2		0.25			
b	0.30		0.50		
D	5.00	5.20	5.40		
E	5.95	6.15	6.35		
D2	4.30	4.40	4.50		
E2	2.40	2.50	2.60		
е		1.27			
L	0.50	0.55	0.60		
K	2.60	2.70	2.80		

Figure 21: PowerFLAT™ 5x6 VHV recommended footprint (dimensions are in mm)



STL5N80K5 Package information

4.2 PowerFLAT™ 5x6 packing information

Figure 22: PowerFLAT™ 5x6 tape (dimensions are in mm)





Figure 23: PowerFLAT™ 5x6 package orientation in carrier tape



8234350_Reel_rev_C

Figure 24: PowerFLAT™ 5x6 reel PART NO. A 330 (+0/-4.0) ESD LOGO All dimensions are in millimeters

STL5N80K5 Revision history

5 Revision history

Table 11: Document revision history

_		
Date	Revision	Changes
12-Nov-2015	1	First release.
16-May-2016	2	Modified: features in cover page Modified: Table 2: "Absolute maximum ratings", Table 3: "Thermal data", Table 4: "Avalanche characteristics", Table 5: "On/off-state", Table 6: "Dynamic", Table 7: "Switching times" and Table 8: "Source-drain diode" Added: Section 3.1: "Electrical characteristics (curves)" Minor text changes
24-Apr-2017	3	Updated silhouette on cover page. Updated Section 4.1: "PowerFLAT™ 5x6 VHV mechanical data". Minor text changes.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

