



# STFW3N150, STH3N150-2 STP3N150, STW3N150

**Datasheet** 

# N-channel 1500 V, 2.5 A, 6 $\Omega$ typ., PowerMESH Power MOSFETs in TO-3PF, H<sup>2</sup>PAK-2, TO-220 and TO247 packages





AM15557v1

#### **Features**

Order codes	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	l <sub>D</sub>	P <sub>TOT</sub>		
STFW3N150						63 W
STH3N150-2	45001/	2.5 A				
STP3N150	1500 V	1500 V 9 Ω 2.5	2.5 A	140 W		
STW3N150						

- 100% avalanche tested
- · Intrinsic capacitances and Qg minimized
- · High speed switching
- Fully isolated TO-3PF plastic package, creepage distance path is 5.4 mm (typ.)

#### **Applications**

· Switching applications

#### **Description**

These Power MOSFETs are designed using the STMicroelectronics consolidated strip-layout-based MESH OVERLAY process. The result is a product that matches or improves on the performance of comparable standard parts from other manufacturers.



Product status link
STFW3N150
STH3N150-2
STP3N150
STW3N150



# 1 Electrical ratings

Table 1.

Crombal	Boyamatay		Value			Unit
Symbol	Parameter	TO-3PF	H <sup>2</sup> PAK-2	TO-220	TO-247	Unit
$V_{DS}$	Drain-source voltage		1500			
V <sub>GS</sub>	Gate-source voltage		±30		V	
1-	Drain current (continuous) at T <sub>C</sub> = 25 °C	2.5(1)		2.5	2.5	
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C 1.6 <sup>(1)</sup>		1.6			Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed) 10			Α		
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	63		140		W
V <sub>ISO</sub>	Insulation with stand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_C$ = 25 °C)	3.5		kV		
	Derating factor	0.5 1.12		W/°C		
T <sub>stg</sub>	Storage temperature range	-55 to 150		°C		
TJ	Operating junction temperature range			°C		

- 1. Limited by maximum junction temperature.
- 2. Pulse width limited by safe operating area.

Table 2. Thermal data

Cumbal	Parameter		Unit			
Symbol	r ai ailletei		H <sup>2</sup> PAK-2	TO-220	TO-247	Ullit
R <sub>thj-case</sub>	Thermal resistance junction-case	2	0.89			°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	50	62.5 50		50	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb		35			°C/W

<sup>1.</sup> When mounted on 1 inch<sup>2</sup> FR-4 board, 2 oz Cu.

Table 3.

Symbol	Parameter	Max value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by T <sub>J</sub> max)	2.5	A
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	450	mJ

DS5052 - Rev 12 page 2/22



#### 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 4. Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA	1500			V
1	Zana sata waltana duala awant	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 1500 V			10	
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS}$ = 0 V, $V_{DS}$ = 1500 V, $T_{C}$ = 125 °C <sup>(1)</sup>			500	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±30 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_{D} = 250 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.3 A		6	9	Ω

<sup>1.</sup> Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	939	-	
C <sub>oss</sub>	Output capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	102	-	pF
C <sub>rss</sub>	Reverse transfer capacitance			13.2	-	
Coss eq. (1)	Equivalent output capacitance	V <sub>DS</sub> = 0 to 1200 V, V <sub>GS</sub> = 0 V	-	100	-	pF
R <sub>g</sub>	Gate input resistance	f = 1 MHz, gate DC Bias = 0, test signal level = 20 mV, I <sub>D</sub> = 0 A	-	4	-	Ω
Qg	Total gate charge $V_{DD} = 1200 \text{ V}, I_D = 2.5 \text{ A}, V_{GS} = 0 \text{ to } 10 \text{ V}$		-	29.3	-	
Q <sub>gs</sub>	Gate-source charge	(see Figure 18. Test circuit for gate	-	4.6	-	nC
Q <sub>gd</sub>	Gate-drain charge	charge behavior)	-	17	-	

<sup>1.</sup>  $C_{\text{oss eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{\text{oss}}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 750 V, I <sub>D</sub> = 1.25 A,	-	24	-	
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	47	-	
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 17. Test circuit for resistive load switching times and		45	-	ns
t <sub>f</sub>	Fall time	Figure 22. Switching time waveform)	-	61	-	

DS5052 - Rev 12 page 3/22



#### Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		2.5	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		10	Α
V <sub>SD</sub> (2)	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 2.5 A	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD}$ = 2.5 A, di/dt = 100 A/µs,	-	410		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V	-	2.4		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 19. Test circuit for inductive load switching and diode recovery times)	-	11.7		Α
t <sub>rr</sub>	Reverse recovery time	$I_{SD}$ = 2.5 A, di/dt = 100 A/µs,	-	540		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>J</sub> = 150 °C	-	3.3		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 19. Test circuit for inductive load switching and diode recovery times)	-	12.3		Α

<sup>1.</sup> Pulse width is limited by safe operating area.

DS5052 - Rev 12 page 4/22

<sup>2.</sup> Pulse test: pulse duration = 300  $\mu$ s, duty cycle 1.5%.



#### 2.1 Electrical characteristics (curves)




Figure 3. Safe operating area for H<sup>2</sup>PAK-2 and TO-220




Figure 4. Thermal impedance for H<sup>2</sup>PAK-2 and TO-220 K  $\delta = 0.5$  0.2 0.1 0.05 0.02 0.01

Figure 5. Safe operating area for TO-247





Figure 6. Thermal impedance for TO-247



DS5052 - Rev 12 page 5/22



1.5

1.0

0.5

0.8

-50

5٧

25 V<sub>DS</sub>(V)

50

0

100

TJ(°C)

10

15


20


Figure 10. Static drain-source on-resistance

R<sub>DS(on)</sub> (Ω) HV37480

7.4 V<sub>GS</sub>=10V

7.0 6.6 6.2 5.8 0.5 1.0 1.5 2.0 2.5 I<sub>0</sub>(A)





DS5052 - Rev 12 page 6/22



Figure 13. Normalized gate threshold voltage vs temperature




Figure 14. Normalized on resistance vs temperature




Figure 15. Source-drain diode forward characteristics





Figure 16. Maximum avalanche energy vs T<sub>J</sub>



DS5052 - Rev 12 page 7/22 Downloaded from Arrow.com.

AM01469v1

AM01471v1



## 3 Test circuits

Figure 17. Test circuit for resistive load switching times




Figure 19. Test circuit for inductive load switching and diode recovery times




Figure 20. Unclamped inductive load test circuit

Figure 21. Unclamped inductive waveform





Figure 22. Switching time waveform



DS5052 - Rev 12 page 8/22





## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

#### 4.1 TO-220 type A package information

Figure 23. TO-220 type A package outline





DS5052 - Rev 12 page 9/22



Table 8. TO-220 type A package mechanical data


Dim.	mm				
Dim.	Min.	Тур.	Max.		
А	4.40		4.60		
b	0.61		0.88		
b1	1.14		1.55		
С	0.48		0.70		
D	15.25		15.75		
D1		1.27			
E	10.00		10.40		
е	2.40		2.70		
e1	4.95		5.15		
F	1.23		1.32		
H1	6.20		6.60		
J1	2.40		2.72		
L	13.00		14.00		
L1	3.50		3.93		
L20		16.40			
L30		28.90			
øΡ	3.75		3.85		
Q	2.65		2.95		
Slug flatness		0.03	0.10		


DS5052 - Rev 12 page 10/22





## 4.2 H<sup>2</sup>PAK-2 package information

Figure 24. H<sup>2</sup>PAK-2 package outline










DS5052 - Rev 12 page 11/22



Table 9. H<sup>2</sup>PAK-2 package mechanical data

Dim.	mm				
Dim.	Min.	Тур.	Max.		
Α	4.30		4.70		
A1	0.03		0.20		
С	1.17		1.37		
D	8.95		9.35		
е	4.98		5.18		
E	0.50		0.90		
F	0.78		0.85		
F2	1.14		1.70		
Н	10.00		10.40		
H1	7.40	-	7.80		
J1	2.49		2.69		
L	15.30		15.80		
L1	1.27		1.40		
L2	4.93		5.23		
L3	6.85		7.25		
L4	1.50		1.70		
M	2.60		2.90		
R	0.20		0.60		
V	0°		8°		

Figure 25. H<sup>2</sup>PAK-2 recommended footprint



8159712\_9

Note: Dimensions are in mm.


DS5052 - Rev 12

Downloaded from Arrow.com.



#### 4.3 TO-247 package information

Figure 26. TO-247 package outline



0075325\_9



Table 10. TO-247 package mechanical data


Dim.	mm				
Dilli.	Min.	Тур.	Max.		
А	4.85		5.15		
A1	2.20		2.60		
b	1.0		1.40		
b1	2.0		2.40		
b2	3.0		3.40		
С	0.40		0.80		
D	19.85		20.15		
Е	15.45		15.75		
е	5.30	5.45	5.60		
L	14.20		14.80		
L1	3.70		4.30		
L2		18.50			
ØP	3.55		3.65		
ØR	4.50		5.50		
S	5.30	5.50	5.70		

DS5052 - Rev 12 page 14/22



## 4.4 TO-3PF package information

Figure 27. TO-3PF package outline



DS5052 - Rev 12 page 15/22



Table 11. TO-3PF mechanical data


Dim.	mm			
	Min.	Тур.	Max.	
А	5.30		5.70	
С	2.80		3.20	
D	3.10		3.50	
D1	1.80		2.20	
Е	0.80		1.10	
F	0.65		0.95	
F2	1.80		2.20	
G	10.30		11.50	
G1		5.45		
Н	15.30		15.70	
L	9.80	10.00	10.20	
L2	22.80		23.20	
L3	26.30		26.70	
L4	43.20		44.40	
L5	4.30		4.70	
L6	24.30		24.70	
L7	14.60		15.00	
N	1.80		2.20	
R	3.80		4.20	
Dia	3.40		3.80	


DS5052 - Rev 12 page 16/22



#### 4.5 Packing information

Figure 28. Tape outline





AM08852v2

DS5052 - Rev 12 page 17/22






Figure 29. Reel outline

Table 12. Tape and reel mechanical data

Таре		Reel			
Dim.	mm		Dim	mm	
Dilli.	Min.	Max.	Dim.	Min.	Max.
A0	10.5	10.7	А		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base quantity		1000
P2	1.9	2.1	Bulk quantity		1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			

DS5052 - Rev 12 page 18/22



# 5 Ordering information

Table 13. Order codes

Order codes	Marking	Package	Packing	
STFW3N150	3N150	TO-3PF	Tube	
STH3N150-2	H3N150	H <sup>2</sup> PAK-2	Tape and reel	
STP3N150	P3N150	TO-220	Tube	
STW3N150	3N150	TO-247	Tube	

DS5052 - Rev 12 page 19/22



## **Revision history**

**Table 14. Document revision history** 

Date	Revision	Changes
12-Jan-2007	1	First release
17-Apr-2007	2	Added new value on <i>Table 6</i> .
14-May-2007	3	The document has been reformatted
29-Aug-2007	4	RDS(on) value changed, updated Figure 15
09-Apr-2008	5	Added new package: TO-3PF
13-Feb-2009	6	Added PTOT value for TO-3PF (Table 2: Absolute maximum ratings)
01-Dec-2009	7	Document status promoted from preliminary data to datasheet
01-Dec-2009		- Removed TO-220FH package and mechanical data
10-Dec-2009	8	Corrected VISO value in Table 2: Absolute maximum ratings
29-Jun-2010	9	Corrected unit in <i>Table 3</i> .
	10	- Minor text changes
08-Feb-2013		- Modified: <i>Table 3</i>
06-FED-2013		- Changed: Figure 1
		– Added: H <sup>2</sup> PAK-2 package
18-Feb-2014	11	- Modified: Figure 1
		- Updated: Figure 18, 19, 20 and 21
		- Updated: Figure 27 and Table 11
		- Updated: Section 4: Package mechanical data
		- Minor text changes
12-May-2020	12	Updated Section 5 Ordering information.
12-11/1ay-2020		Minor text changes.



## **Contents**

1	Elec	ctrical ratings	2
2	Elec	ctrical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	t circuits	8
4	Pac	kage information	9
	4.1	TO-220 type A package information	9
	4.2	H²PAK-2 package information	11
	4.3	TO-247 package information	13
	4.4	TO-3PF package information	
	4.5	Packing information	17
5	Ord	ering information	19
Rev	/ision	history	20



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS5052 - Rev 12 page 22/22