


N-channel 800 V, 0.8 Ω typ., 6 A MDmeshTM K5 Power MOSFET in a DPAK package

Features





Order code	V _{DS}	R _{DS(on)} max.	l _D	P _{TOT}
STD8N80K5	800 V	0.95 Ω	6 A	110 W

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- · Ultra-low gate charge
- · 100% avalanche tested
- Zener-protected

Applications

· Switching applications

Description

lectronics sales office.

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Product status				
STD8N80K5				
Product summary				

Product summary				
Order code STD8N80K5				
Marking	8N80K5			
Package	DPAK			
Packing	Tape and reel			



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±30	V
I _D	Drain current (continuous) at T _C = 25 °C	6	Α
I _D	Drain current (continuous) at T _C = 100 °C	4	Α
I _{DM} ⁽¹⁾	Drain current pulsed	24	Α
P _{TOT}	Total dissipation at T _C = 25 °C	110	W
dv/dt (2)	Peak diode recovery voltage slope	4.5	V/ns
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/IIS
Tj	Operating junction temperature range	- 55 to 150	°C
T _{stg}	Storage temperature range	- 55 to 150	

- 1. Pulse width limited by safe operating area.
- 2. $I_{SD} \le 6 A$, $di/dt \le 100 A/\mu s$; V_{DS} peak $\le V_{(BR)DSS}$
- 3. $V_{DS} \le 640 \text{ V}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.14	°C/W
R _{thj-pcb} (1)	R _{thj-pcb} ⁽¹⁾ Thermal resistance junction-pcb		°C/W

1. When mounted on 1inch² FR-4 board, 2 oz Cu

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax.}$)	2	А
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	114	mJ

DS9561 - Rev 3 page 2/19



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified

Table 4. On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	800			V
		V _{GS} = 0 V, V _{DS} = 800 V			1	μA
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			50	μA
I _{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 3 A		0.8	0.95	Ω

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V = 100 V f = 1 MU=	-	450	-	pF
C _{oss}	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	50	-	pF
C _{rss}	Reverse transfer capacitance	VGS - 0 V	-	1	-	pF
C _{o(tr)} (1)	Equivalent capacitance time related	V _{DS} = 0 to 640 V, V _{GS} = 0 V	-	57	-	pF
C _{o(er)} (2)	Equivalent capacitance energy related	VDS - 0 10 040 V, VGS - 0 V		24	-	pF
R _g	Intrinsic gate resistance	f = 1 MHz , I _D = 0 A	-	6	-	Ω
Qg	Total gate charge	V _{DD} = 640 V, I _D = 6 A	-	16.5	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	3.2	-	nC
Q _{gd}	Gate-drain charge	(see Figure 15. Test circuit for gate charge behavior)	-	11	-	nC

^{1.} $C_{o(tr)}$ is a constant capacitance value that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 400 V, I _D = 3 A, R _G =	-	12	-	ns
t _r	Rise time	4.7 Ω, V _{GS} = 10 V (see Figure 14. Test circuit for resistive	-	14	-	ns
t _{d(off)}	Turn-off delay time	load switching times and Figure 19. Switching time	-	32	-	ns
t _f	Fall time	waveform)	-	20	-	ns

DS9561 - Rev 3 page 3/19

^{2.} $C_{o(er)}$ is a constant capacitance value that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		6	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		24	Α
V _{SD} (2)	Forward on voltage	I _{SD} = 6 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 6 A, di/dt = 100 A/μs,	-	300		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, see Figure	-	3		μC
I _{RRM}	Reverse recovery current	16. Test circuit for inductive load switching and diode recovery times)	-	20		А
t _{rr}	Reverse recovery time	I _{SD} = 6 A, di/dt = 100 A/μs,	-	415		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C	-	3.8		μC
I _{RRM}	Reverse recovery current	(see Figure 16. Test circuit for inductive load switching and diode recovery times)	-	18		А

- 1. Pulse width limited by safe operating area.
- 2. Pulsed: pulse duration = 300 μs, duty cycle 1.5%.

Table 8. Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	±30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

DS9561 - Rev 3 page 4/19



Electrical characteristics (curves) 2.1









Figure 3. Output characteristics ID (A) V_Gs=10, 11V 12 10 7V 6V







page 5/19



Figure 7. Capacitance variations




Figure 8. Source-drain diode forward characteristics




Figure 9. Normalized gate threshold voltage vs. temperature




Figure 10. Normalized on-resistance vs. temperature




Figure 11. Normalized V_{(BR)DSS} vs. temperature






Figure 12. Maximum avalanche energy vs. starting T_J



DS9561 - Rev 3 page 6/19







3 Test circuits

Figure 14. Test circuit for resistive load switching times




Figure 15. Test circuit for gate charge behavior




Figure 16. Test circuit for inductive load switching and diode recovery times




Figure 17. Unclamped inductive load test circuit




Figure 18. Unclamped inductive waveform





Figure 19. Switching time waveform



DS9561 - Rev 3 page 8/19



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS9561 - Rev 3 page 9/19



DPAK (TO-252) type A2 package information 4.1

Figure 20. DPAK (TO-252) type A2 package outline



0068772_type-A2_rev25

DS9561 - Rev 3 page 10/19




Table 9. DPAK (TO-252) type A2 mechanical data


Dim.	mm				
DIM.	Min.	Тур.	Max.		
А	2.20		2.40		
A1	0.90		1.10		
A2	0.03		0.23		
b	0.64		0.90		
b4	5.20		5.40		
С	0.45		0.60		
c2	0.48		0.60		
D	6.00		6.20		
D1	4.95	5.10	5.25		
Е	6.40		6.60		
E1	5.10	5.20	5.30		
е	2.159	2.286	2.413		
e1	4.445	4.572	4.699		
Н	9.35		10.10		
L	1.00		1.50		
L1	2.60	2.80	3.00		
L2	0.65	0.80	0.95		
L4	0.60		1.00		
R		0.20			
V2	0°		8°		





4.2 DPAK (TO-252) type C2 package information


Figure 21. DPAK (TO-252) type C2 package outline











0068772_C2_25




Table 10. DPAK (TO-252) type C2 mechanical data

Dim.	mm			
	Min.	Тур.	Max.	
A	2.20	2.30	2.38	
A1	0.90	1.01	1.10	
A2	0.00		0.10	
b	0.72		0.85	
b4	5.13	5.33	5.46	
С	0.47		0.60	
c2	0.47		0.60	
D	6.00	6.10	6.20	
D1	5.10		5.60	
Е	6.50	6.60	6.70	
E1	5.20		5.50	
е	2.186	2.286	2.386	
Н	9.80	10.10	10.40	
L	1.40	1.50	1.70	
L1	2.90 REF			
L2	0.90		1.25	
L3	0.51 BSC			
L4	0.60	0.80	1.00	
L6	1.80 BSC			
θ1	5°	7°	9°	
θ2	5°	7°	9°	
V2	0°		8°	



Figure 22. DPAK (TO-252) recommended footprint (dimensions are in mm)




FP_0068772_25


DS9561 - Rev 3 page 14/19



4.3 DPAK (TO-252) packing information

Figure 23. DPAK (TO-252) tape outline






AM08852v1

DS9561 - Rev 3 page 15/19



Figure 24. DPAK (TO-252) reel outline



AM06038v1

Table 11. DPAK (TO-252) tape and reel mechanical data

Таре			Reel		
Dim.	mm		Dim	mm	
	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	А		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
Е	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base qty. 250		2500
P1	7.9	8.1	Bulk qty.		2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

DS9561 - Rev 3 page 16/19



Revision history

Table 12. Document revision history

Date	Revision	Changes
23-Mar-2013	1	First release. Part number previously included in datasheet DM00062075
29-Mar-2013	2	Added: MOSFET dv/dt ruggedness on Table 2
20-Aug-2018	3	Updated Section 4 Package information. Minor text changes.

DS9561 - Rev 3 page 17/19





Contents

1	Elec	trical ratings	2		
2	Elec	Electrical characteristics			
		Electrical characteristics (curves)			
3		circuits			
4	Package information				
		DPAK (TO-252) type A2 package information			
	4.2	DPAK (TO-252) type C2 package information	11		
	4.3	DPAK (TO-252) packing information	14		
Rev	ision	history	17		



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS9561 - Rev 3 page 19/19