



# STF28N60M2, STFI28N60M2

Datasheet - production data

## N-channel 600 V, 0.135 Ω typ., 22 A MDmesh<sup>™</sup> M2 Power MOSFETs in TO-220FP and I<sup>2</sup>PAKFP packages



#### Figure 1. Internal schematic diagram



### Features

Order code	$\rm V_{DS} \ @ T_{Jmax}$	R <sub>DS(on)</sub> max	Ι <sub>D</sub>
STF28N60M2	650 V	0.150 Ω	22 A
STFI28N60M2	050 V	0.130 22	22 7

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected

### **Applications**

- Switching applications
- LCC converters, resonant converters

### Description

These devices are N-channel Power MOSFETs developed using MDmesh<sup>™</sup> M2 technology. Thanks to their strip layout and improved vertical structure, the devices exhibit low on-resistance and optimized switching characteristics, rendering them suitable for the most demanding high efficiency converters.

#### Table 1. Device summary

Order code	Marking	Package	Packaging
STF28N60M2	28N60M2	TO-220FP	Tube
STFI28N60M2	2011001012	I <sup>2</sup> PAKFP (TO-281)	Tube

This is information on a product in full production.

## Contents

1	Electrical ratings
2	Electrical characteristics
	2.1 Electrical characteristics (curves) 6
3	Test circuits
4	Package information9
	4.1 TO-220FP package information 10
	4.2 I <sup>2</sup> PAK (TO-281) package information 12
5	Revision history14



### 1

# Electrical ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	± 25	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	22 <sup>(1)</sup>	А
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	14 <sup>(1)</sup>	А
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	88 <sup>(1)</sup>	А
P <sub>TOT</sub>	Total dissipation at $T_C = 25 \text{ °C}$	30	W
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	15	V/ns
dv/dt <sup>(4)</sup>	MOSFET dv/dt ruggedness	50	V/ns
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink $(t = 1 \text{ s}; T_C = 25 \text{ °C})$	2500	V
T <sub>stg</sub>	Storage temperature	- 55 to 150	°C
Тj	Operating junction temperature	- 00 10 100	

#### Table 2. Absolute maximum ratings

1. Limited by maximum junction temperature.

2. Pulse width limited by safe operating area.

3. I<sub>SD</sub>  $\leq$  22 A, di/dt  $\leq$  400 A/µs; V<sub>DS peak</sub> < V<sub>(BR)DSS</sub>, V<sub>DD</sub>= 400 V.

4.  $V_{DS} \le 480 \text{ V}$ 

#### Table 3. Thermal data

Symbol	Symbol Parameter		Unit
R <sub>thj-case</sub>	R <sub>thj-case</sub> Thermal resistance junction-case max		°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	62.5	°C/W

#### Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit	
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>jmax</sub> )	3.6	А	
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_j=25$ °C, $I_D=I_{AR}$ ; $V_{DD}=50$ V)	350	mJ	



## 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0	600			V
la a a	I <sub>DSS</sub> Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 600 V			1	μA
DSS		V <sub>DS</sub> = 600 V, T <sub>C</sub> =125 °C			100	μA
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 25 V			±10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 11 A		0.135	0.150	Ω

#### Table 5. On /off states

#### Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	1440	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	70	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	V <sub>GS</sub> = 0	-	2	-	pF
C <sub>oss eq.</sub> <sup>(1)</sup>	Equivalent output capacitance	$V_{DS} = 0$ to 480 V, $V_{GS} = 0$	-	104	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz open drain	-	5.5	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 22 A,	-	36	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	7.2	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15)	-	16	-	nC

1.  $C_{oss\,eg.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time		-	14.5	-	ns
t <sub>r</sub>	Rise time	$V_{DD} = 300 \text{ V}, I_D = 11 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 14</i> and <i>Figure 19</i> )	-	7.2	-	ns
t <sub>d(off)</sub>	Turn-off delay time		-	100	-	ns
t <sub>f</sub>	Fall time		-	8	-	ns

Table 7. Switching times

4/15



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		22	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		88	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD} = 22 \text{ A}, V_{GS} = 0$	-		1.6	V
t <sub>rr</sub>	Reverse recovery time		-	350		ns
Q <sub>rr</sub>	Reverse recovery charge	I <sub>SD</sub> = 22 A, di/dt = 100 A/μs V <sub>DD</sub> = 60 V (see <i>Figure 19</i> )	-	4.7		μC
I <sub>RRM</sub>	Reverse recovery current		-	27		А
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 22 A, di/dt = 100 A/μs	-	451		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C	-	6.5		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 19)	-	29		А

Table 8. Source drain diode

1. Pulse width limited by safe operating area.

2. Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%



## 2.1 Electrical characteristics (curves)






Figure 4. Output characteristics








Figure 5. Transfer characteristics







Figure 7. Static drain-source on-resistance



DocID025255 Rev 3











Figure 12. Normalized V<sub>(BR)DSS</sub> vs temperature



Electrical characteristics




Figure 11. Normalized on-resistance vs temperature





Figure 13. Source-drain diode forward characteristics





#### **Test circuits** 3

Figure 14. Switching times test circuit for resistive load




Figure 16. Test circuit for inductive load switching and diode recovery times





Figure 18. Unclamped inductive waveform


VD

ldм


ID


V(BR)DSS











Vdd

DocID025255 Rev 3

Vdd



## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



#### 4.1 **TO-220FP** package information




Figure 20. TO-220FP outline



DocID025255 Rev 3

Table 9. TO-220FP mechanical data					
Dim.		mm			
	Min.	Тур.	Max.		
А	4.4		4.6		
В	2.5		2.7		
D	2.5		2.75		
E	0.45		0.7		
F	0.75		1		
F1	1.15		1.70		
F2	1.15		1.70		
G	4.95		5.2		
G1	2.4		2.7		
Н	10		10.4		
L2		16			
L3	28.6		30.6		
L4	9.8		10.6		
L5	2.9		3.6		
L6	15.9		16.4		
L7	9		9.3		
Dia	3		3.2		

Table 9. TO-220FP mechanical data



# 4.2 I<sup>2</sup>PAK (TO-281) package information




Figure 21. I<sup>2</sup>PAKFP (TO-281) outline



		mm	
Dim.	Min.	Тур.	Max.
А	4.40	-	4.60
В	2.50		2.70
D	2.50		2.75
D1	0.65		0.85
E	0.45		0.70
F	0.75		1.00
F1			1.20
G	4.95		5.20
Н	10.00		10.40
L1	21.00		23.00
L2	13.20		14.10
L3	10.55		10.85
L4	2.70		3.20
L5	0.85		1.25
L6	7.50	7.60	7.70

Table 10. I<sup>2</sup>PAKFP (TO-281) mechanical data



# 5 Revision history

Date	Revision	Changes
13-Sep-2013	1	First release.
29-Jan-2014	2	<ul> <li>Added: I<sup>2</sup>PAKFP package</li> <li>Modified: title, I<sub>D</sub> value and features in cover page</li> <li>Modified: I<sub>D</sub>, I<sub>DM</sub> and P<sub>TOT</sub> values in <i>Table 2</i></li> <li>Modified: note 3</li> <li>Modified: R<sub>thj-case</sub> value in <i>Table 3</i></li> <li>Modified: the entire typical values in <i>Table 4</i>, 6, 7 and 8</li> <li>Modified: R<sub>DS(on)</sub> typical value</li> <li>Modified: <i>Figure 7</i> and 8</li> <li>Updated: <i>Table 9</i> and <i>Figure 14</i></li> <li>Added: <i>Section 4: Package information</i></li> <li>Minor text changes</li> </ul>
13-Feb-2015	3	<ul> <li>Updated title, description and features in cover page.</li> <li>Updated Table 2.: Absolute maximum ratings and Table 4.: Avalanche characteristics.</li> <li>Updated Figure 12.: Normalized V<sub>(BR)DSS</sub> vs temperature.</li> <li>Updated 4: Package information.</li> <li>Minor text changes.</li> </ul>



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved



DocID025255 Rev 3