

STW45N60DM2AG

Automotive-grade N-channel 600 V, 0.085 Ω typ., 34 A MDmesh[™] DM2 Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



This is information on a product in full production.

Features

Order code	V _{DS} @ T _{Jmax.}	R _{DS(on)} max.	ID	Ρτοτ
STW45N60DM2AG	650 V	0.093 Ω	34 A	250 W

- Designed for automotive applications and AEC-Q101 qualified
- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmeshTM DM2 fast recovery diode series. It offers very low recovery charge (Q_{rr}) and time (t_{rr}) combined with low $R_{DS(on)}$, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

Table II Defied duminary				
Order code	Marking	Package	Packing	
STW45N60DM2AG	45N60DM2	TO-247	Tube	

www.st.com

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-247 package information	9
5	Revisio	on history	11



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
	Drain current (continuous) at T _{case} = 25 °C	34	٨
Ι _D	Drain current (continuous) at T _{case} = 100 °C	21	A
I _{DM} ⁽¹⁾	Drain current (pulsed)	136	А
P _{TOT}	Total dissipation at T _{case} = 25 °C	250	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	50	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	v/ns
T _{stg}	Storage temperature	55 to 150	°C
Tj	Operating junction temperature	-55 to 150	C

Notes:

 $^{\left(1\right) }$ Pulse width is limited by safe operating area.

 $^{(2)}$ I_{SD} \leq 34 A, di/dt=800 A/µs; V_{DS} peak < V_{(BR)DSS}, V_{DD} = ~80\% V_ $_{(BR)DSS}.$

⁽³⁾ $V_{DS} \le 480 V.$

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.50	°C AM
R _{thj-amb}	Thermal resistance junction-ambient	50	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive	6	А
E _{AS} ⁽¹⁾	Single pulse avalanche energy	800	mJ

Notes:

 $^{(1)}$ starting T_{j} = 25 °C, I_{D} = $I_{AR},\,V_{DD}$ = 50 V.



2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 5: Static						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	600			V
7		$V_{GS} = 0 V, V_{DS} = 600 V$			1	
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 600 V,$ $T_{case} = 125 \text{ °C}$			100	μA
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±5	μA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 17 \text{ A}$		0.085	0.093	Ω

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	2500	•	
C _{oss}	Output capacitance	$V_{DS} = 100 V$, f = 1 MHz,	-	120	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	3	-	μ.
C _{oss eq.} ⁽¹⁾	Equivalent output capacitance	V_{DS} = 0 to 480 V, V_{GS} = 0 V	-	200	•	pF
R_{G}	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	4	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 34 A,	-	56	-	
Q _{gs}	Gate-source charge	V_{GS} = 10 V (see <i>Figure 15</i> :	-	13	-	nC
Q _{gd}	Gate-drain charge	"Gate charge test circuit")	-	30	-	

Table 6: Dynamic

Notes:

 $^{(1)}$ $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, \text{ I}_{D} = 25 \text{ A}$	-	29	-	
tr	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$ (see Figure 14: "Switching	-	27	-	
t _{d(off)}	Turn-off delay time	times test circuit for	-	85	-	ns
t _f	Fall time	resistive load" and Figure 19: "Switching time waveform")	-	6	-	

Table 7: Switching times

4/12



STW45N60DM2AG

Electrical characteristics


	Table 8: Source-drain diode						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
I _{SD}	Source-drain current		-		34	Α	
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		136	А	
V _{SD} ⁽²⁾	Forward on voltage	$V_{GS} = 0 V, I_{SD} = 34 A$	-		1.6	V	
t _{rr}	Reverse recovery time	I _{SD} = 34 A,	-	120		ns	
Q _{rr}	Reverse recovery charge	di/dt = 100 A/ μ s, V _{DD} = 60 V (see Figure 16: "Test circuit for inductive	-	0.6		μC	
I _{RRM}	Reverse recovery current	load switching and diode recovery times")	-	10.4		А	
t _{rr}	Reverse recovery time	I _{SD} = 34 A,	-	240		ns	
Q _{rr}	Reverse recovery charge	di/dt = 100 A/μs, V _{DD} = 60 V, T _j = 150 °C (see <i>Figure 16: "Test</i>	-	2.4		μC	
I _{RRM}	Reverse recovery current	circuit for inductive load switching and diode recovery times")	-	20.5		A	


Notes:


 $^{\left(1\right) }$ Pulse width is limited by safe operating area.

⁽²⁾ Pulse test: pulse duration = 300 μ s, duty cycle 1.5%.












DocID028062 Rev 1



Electrical characteristics










57

DocID028062 Rev 1

3 Test circuits








8/12	DocID028062 Rev 1	57

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 TO-247 package information





Package information

STW45N60DM2AG

Table 9: TO-247 package mechanical data				
Dim		mm.		
Dim.	Min.	Тур.	Max.	
A	4.85		5.15	
A1	2.20		2.60	
b	1.0		1.40	
b1	2.0		2.40	
b2	3.0		3.40	
С	0.40		0.80	
D	19.85		20.15	
E	15.45		15.75	
е	5.30	5.45	5.60	
L	14.20		14.80	
L1	3.70		4.30	
L2		18.50		
ØP	3.55		3.65	
ØR	4.50		5.50	
S	5.30	5.50	5.70	

10/12

DocID028062 Rev 1



5 Revision history

Table 10: Document revision history

Date	Revision	Changes
03-Jul-2015	1	Initial release.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

