# STL8N6F7



## N-channel 60 V, 0.019 Ω typ., 8 A STripFET<sup>™</sup> F7 Power MOSFET in a PowerFLAT<sup>™</sup> 3.3x3.3 package

Datasheet - production data

### **Features**

Order code	VDS	R <sub>DS(on)</sub> max	ID
STL8N6F7	60 V	0.023 Ω	8 A

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent figure of merit (FoM)
- Low Crss/Ciss ratio for EMI immunity
- High avalanche ruggedness

### **Applications**

• Switching applications

### Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

#### Table 1: Device summarv

AM15810v1


2 3

Order code	Marking	Package	Packing
Oldel Code	Marking	Гаскаде	Tacking
STL8N6F7	8N6F7	PowerFLAT™ 3.3x3.3	Tape and reel

S(1, 2, 3)O

DocID028258 Rev 2

This is information on a product in full production.



### Contents

### Contents

1	Electric	al ratings	
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	5
3	Test cir	cuits	7
4	Packag	e information	8
	4.1	PowerFLAT 3.3x3.3 package information	9
5	Revisio	n history	



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vds	Drain-source voltage	60	V
V <sub>GS</sub>	Gate-source voltage	± 20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at Tc = 25 °C	36	А
ID <sup>(1)</sup>	Drain current (continuous) at T <sub>c</sub> = 100 °C	22	А
I <sub>DM</sub> <sup>(1)(2)</sup>	Drain current (pulsed)	144	А
I <sub>D</sub> <sup>(3)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	8	А
ID <sup>(3)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	5	А
I <sub>DM</sub> <sup>(2)(3)</sup>	Drain current (pulsed)	32	А
Ртот <sup>(1)</sup>	Total dissipation at $T_c = 25 \ ^{\circ}C$	60	W
Ртот <sup>(3)</sup>	Total dissipation at $T_{pcb} = 25 \text{ °C}$	3	W
T <sub>stg</sub>	Storage temperature	55 to 150	°C
Tj	Operating junction temperature	-55 to 150	

#### Notes:

 $^{(1)}\mbox{This}$  value is rated according to  $R_{\mbox{thj-c}}.$ 

<sup>(2)</sup>Pulse width limited by safe operating area.

 $^{(3)}\mbox{This}$  value is rated according to  $R_{\mbox{thj-pcb}}.$ 

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
Rthj-pcb <sup>(1)</sup>	Thermal resistance junction-pcb max.	42.8	°C/W
Rthj-case	Thermal resistance junction-case max.	2.1	°C/W

#### Notes:

 $^{(1)}\!When$  mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 sec.



## 2 Electrical characteristics

(T<sub>c</sub> = 25 °C unless otherwise specified)

Table 4: On /off states						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	60			V
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V V <sub>DS</sub> = 60 V			1	μA
I <sub>GSS</sub>	Gate-body leakage current	$V_{GS} = 20 \text{ V},  V_{DS} = 0 \text{ V}$			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2		4	V
RDS(on)	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 4 \text{ A}$		0.019	0.023	Ω

Tal	hle	5.	Dyn	am	nic
I ai	JIE	э.	Dyi	an	IIC

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	420	-	pF
Coss	Output capacitance	$V_{DS} = 30 V, f = 1 MHz,$	-	215	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	V <sub>GS</sub> = 0 V	-	16	-	pF
Qg	Total gate charge	$V_{DD} = 30 V, I_D = 8 A,$	-	8	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V (see Figure 14: "Test circuit for gate charge	-	2.3	-	nC
Q <sub>gd</sub>	Gate-drain charge	behavior")	-	2.1	-	nC

#### Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 30 V, I <sub>D</sub> = 4 A,	-	7.85	-	ns
tr	Rise time	$R_{G} = 4.7 \Omega$ , $V_{GS} = 10 V$ (see	-	3.25	-	ns
t <sub>d(off)</sub>	Turn-off delay time	Figure 13: "Test circuit for	-	12.1	-	ns
t <sub>f</sub>	Fall time	resistive load switching times")	-	3.95	-	ns

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	$I_{SD} = 8 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.2	V
trr	Reverse recovery time	I <sub>D</sub> = 8 A, di/dt = 100 A/µs	-	17.1		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 48 V (see <i>Figure 15:</i>	-	6.67		nC
I <sub>RRM</sub>	Reverse recovery current	"Test circuit for inductive load switching and diode recovery times"	-	0.8		А


#### Notes:


 $^{(1)}\text{Pulsed:}$  pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%


4/13



#### STL8N6F7










57

#### **Electrical characteristics**

#### STL8N6F7












### 3 Test circuits







DocID028258 Rev 2

57


## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



## 4.1 PowerFLAT 3.3x3.3 package information






57

#### Package information

Table 8: PowerFLAT™ 3.3x3.3 package mechanical data

Dim.		mm	
Dini.	Min.	Тур.	Max.
A	0.70	0.80	0.90
b	0.25	0.30	0.39
С	0.14	0.15	0.20
D	3.10	3.30	3.50
D1	3.05	3.15	3.25
D2	2.15	2.25	2.35
е	0.55	0.65	0.75
E	3.10	3.30	3.50
E1	2.90	3.00	3.10
E2	1.60	1.70	1.80
н	0.25	0.40	0.55
К	0.65	0.75	0.85
L	030	0.45	0.60
L1	0.05	0.15	0.25
L2			0.15
θ	8°	10°	12°







## 5 Revision history

Table 9: Document revision history

Date	Revision	Changes
20-Aug-2015	1	First release.
22-Oct-2015	2	Updated title and features in cover page. Updated <i>Table 4: "On /off states", Table 5: "Dynamic", Table 6: "Switching times"</i> and <i>Table 7: "Source-drain diode".</i> Added <i>Section 3.1: "Electrical characteristics (curves)".</i> Document status promoted from preliminary di production data.

12/13



#### STL8N6F7

#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

