



Datasheet

# N-channel 500 V, 300 m $\Omega$ typ., 12 A MDmesh Power MOSFETs in a D²PAK, TO-220 and TO-220FP packages





#### **Features**

	Order codes	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
S	STB12NM50T4			
	STP12NM50	500 V	350 mΩ	12 A
S	STP12NM50FP			

- 100% avalanche tested
- · Low input capacitance and gate charge
- · Low gate input resistance

#### **Applications**

Switching applications

#### **Description**

These N-channel Power MOSFETs are developed using STMicroelectronics' revolutionary MDmesh technology, which associates the multiple drain process with the company's PowerMESH horizontal layout. These devices offer extremely low on-resistance, high dv/dt and excellent avalanche characteristics. Utilizing ST's proprietary strip technique, these Power MOSFETs boast an overall dynamic performance which is superior to similar products on the market.



Product status link
STB12NM50T4
STP12NM50
STP12NM50FP



# 1 Electrical ratings

Table 1. Absolute maximum ratings

Cumbal	Payamatay	Value		Unit
Symbol	Parameter	D²PAK, TO-220	TO-220FP	Unit
$V_{GS}$	Gate-source voltage	±30		V
	Drain current (continuous) at T <sub>C</sub> = 25 °C	12	12 <sup>(1)</sup>	^
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	7.5	7.5 <sup>(1)</sup>	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current pulsed	48	48(1)	Α
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	160	35	W
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s, $T_C$ = 25 °C)		2.5	kV
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	15		V/ns
T <sub>J</sub>	Operating junction temperature range	05 to 450		°C
T <sub>stg</sub>	Storage temperature range	-65 to 150		°C

- 1. Limited by maximum junction temperature.
- 2. Pulse width limited by safe operating area.
- 3.  $I_{SD} \le$  12 A,  $di/dt \le$  400 A/ $\mu$ s,  $V_{DD} =$  80%  $V_{(BR)DSS}$ .

Table 2. Thermal data

Symbol	Parameter		Value		Unit
Syllibol	Faranietei	D <sup>2</sup> PAK	TO-220	TO-220FP	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	2.	78	3.57	°C/W
R <sub>thj-a</sub>	Thermal resistance junction-ambient		62.5		°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	35		°C/W	

<sup>1.</sup> When mounted on an 1-inch<sup>2</sup> FR-4, 2 Oz copper board.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AS</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_J$ max)	6	А
E <sub>AS</sub>	Single-pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AS}$ , $V_{DD} = 50$ V)	400	mJ

DS1944 - Rev 12 page 2/20



## 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

**Table 4. Static** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	500			V
1	Zono moto vielto no duoje ovimont	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 500 V			1	
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS}$ = 0 V, $V_{DS}$ = 500 V, $T_{C}$ = 125 °C <sup>(1)</sup>			10	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±30 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 50 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 6 A		300	350	mΩ

<sup>1.</sup> Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	1000	-	pF
C <sub>oss</sub>	Output capacitance	$V_{DS}$ = 25 V, f = 1 MHz, $V_{GS}$ = 0 V	-	250	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	20	-	pF
Coss eq. (1)	Equivalent output capacitance	V <sub>DS</sub> = 0 to 400 V, V <sub>GS</sub> = 0 V	-	90	-	pF
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> = 250 V, I <sub>D</sub> = 6 A,	-	20	-	ns
t <sub>r</sub>	Rise Time	$R_G$ = 4.7 $\Omega$ , $V_{GS}$ = 10 V (see Figure 13. Test circuit for resistive load switching times and Figure 18. Switching time waveform)	-	10	-	ns
Qg	Total gate charge	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 12 A, V <sub>GS</sub> = 0 to 10 V	-	28	-	nC
Q <sub>gs</sub>	Gate-source charge	(see Figure 14. Test circuit for gate	-	8	-	nC
Q <sub>gd</sub>	Gate-drain charge	charge behavior)	-	16	-	nC
R <sub>g</sub>	Gate input resistance	f = 1 MHz, gate DC Bias = 0, test signal level = 20 mV, open drain	-	1.6	-	Ω

<sup>1.</sup>  $C_{\text{oss eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{\text{oss}}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

DS1944 - Rev 12 page 3/20



#### Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		12	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		48	Α
V <sub>SD</sub> (2)	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 12 A	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 12 A, di/dt = 100 A/μs,	-	270		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 100 V	-	2.23		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	16.5		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 12 A, di/dt = 100 A/μs,	-	340		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 100 V, T <sub>J</sub> = 150 °C	-	3		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	18		Α

<sup>1.</sup> Pulse width is limited by safe operating area.

DS1944 - Rev 12 page 4/20

<sup>2.</sup> Pulse test: pulse duration = 300  $\mu$ s, duty cycle 1.5%.



#### 2.1 Electrical characteristics (curves)


10 °

Figure 3. Safe operating area for TO-220FP

10 1 68 102

10ms

V<sub>DS</sub> (V)



K GC20521 0.2 0.05 0.005 0.002 0.01Single pulse 0.05 0.02 0.01 0.05 0.02 0.01 0.05 0.02

Figure 4. Thermal impedance for TO-220FP

Figure 5. Output characteristics





Figure 6. Transfer characteristics



DS1944 - Rev 12 page 5/20



Figure 7. Static drain-source on-resistance




Figure 8. Gate charge vs gate-source voltage




Figure 9. Capacitance variations




Figure 10. Normalized gate threshold voltage vs temperature




Figure 11. Normalized on resistance vs temperature





Figure 12. Source-drain diode forward characteristics



DS1944 - Rev 12 page 6/20

AM01469v1



## 3 Test circuits

Figure 13. Test circuit for resistive load switching times




Figure 14. Test circuit for gate charge behavior

Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS1944 - Rev 12 page 7/20




# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

#### 4.1 D<sup>2</sup>PAK (TO-263) type A package information

Figure 19. D<sup>2</sup>PAK (TO-263) type A package outline



DS1944 - Rev 12 page 8/20



Table 7. D<sup>2</sup>PAK (TO-263) type A package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
С	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
E	10.00		10.40
E1	8.30	8.50	8.70
E2	6.85	7.05	7.25
е		2.54	
e1	4.88		5.28
Н	15.00		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.40	
V2	0°		8°

DS1944 - Rev 12 page 9/20



9.75 16.90 1.60 2.54 5.08


Figure 20. D<sup>2</sup>PAK (TO-263) recommended footprint (dimensions are in mm)


Footprint\_26



# 4.2 TO-220 type A package information

Figure 21. TO-220 type A package outline





DS1944 - Rev 12 page 11/20



Table 8. TO-220 type A package mechanical data


Dim		mm	
Dim.	Min.	Тур.	Max.
A	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
ØΡ	3.75		3.85
Q	2.65		2.95
Slug flatness		0.03	0.10

DS1944 - Rev 12 page 12/20



# 4.3 TO-220FP package information

Figure 22. TO-220FP package outline



DS1944 - Rev 12 page 13/20



Table 9. TO-220FP package mechanical data


Dim.		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
В	2.50		2.70
D	2.50		2.75
Е	0.45		0.70
F	0.75		1.00
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.20
G1	2.40		2.70
Н	10.00		10.40
L2		16.00	
L3	28.60		30.60
L4	9.80		10.60
L5	2.90		3.60
L6	15.90		16.40
L7	9.00		9.30
Dia	3.00		3.20


DS1944 - Rev 12 page 14/20



## 4.4 D<sup>2</sup>PAK packing information

Figure 23. D<sup>2</sup>PAK tape outline






AM08852v1

DS1944 - Rev 12 page 15/20



Figure 24. D<sup>2</sup>PAK reel outline



AM06038v1

Table 10. D<sup>2</sup>PAK tape and reel mechanical data

Tape		Reel				
Dim.	n	ım	- Dim	mı	mm	
Dim.	Min.	Max.		Min.	Max.	
A0	10.5	10.7	Α		330	
В0	15.7	15.9	В	1.5		
D	1.5	1.6	С	12.8	13.2	
D1	1.59	1.61	D	20.2		
E	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	N	100		
K0	4.8	5.0	Т		30.4	
P0	3.9	4.1		·		
P1	11.9	12.1	Base	quantity	1000	
P2	1.9	2.1	Bulk	quantity	1000	
R	50					
Т	0.25	0.35				
W	23.7	24.3				

DS1944 - Rev 12 page 16/20



# 5 Ordering information

Table 11. Order codes

Order codes	Marking	Package	Packing
STB12NM50T4	B12NM50	D²PAK	Tape and reel
STP12NM50	P12NM50	TO-220	Tube
STP12NM50FP	P12NM50FP	TO-220FP	Tube

DS1944 - Rev 12 page 17/20



# **Revision history**

Table 12. Document revision history

Date	Revision	Changes		
14-Mar-2004	8	Preliminary version  New voltage value on first page at tjmax.		
15-Feb-2006	9			
05-Apr-2006	10	Inserted ecopack indication		
27-Jul-2006	11	New template, no content change		
22-Oct-2020	12	The part number STB12NM50-1 have been moved to a separate datasheet and the document has been updated accordingly.		
		Updated cover page.		
		Updated Section 1 Electrical ratings and Section 2 Electrical characteristics.		
		Added Section Section 5 Ordering information.		
		Minor text changes.		

DS1944 - Rev 12 page 18/20



# **Contents**

1	Elec	Electrical ratings					
2	Elec	Electrical characteristics					
	2.1	Electrical characteristics (curves)	5				
3	Test	circuits	7				
4	Pac	ckage information					
	4.1	D²PAK (TO-263) type A package information	8				
	4.2	TO-220 type A package information	11				
	4.3	TO-220FP package information	13				
	4.4	D²PAK packing information	15				
5	Ord	ering information	17				
Re	vision	history	18				



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS1944 - Rev 12 page 20/20